Product Preview Low-Voltage CMOS Octal Transceiver

With 5 V–Tolerant Inputs and Outputs (3–State, Non–Inverting)

The 74LVC245A is a high performance, non-inverting octal transceiver operating from a 1.2 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5 V allows 74LVC245A inputs to be safely driven from 5 V devices if V_{CC} is less than 5.0 V. The 74LVC245A is suitable for memory address driving and all TTL level bus oriented transceiver applications.


Current drive capability is 24 mA at both A and B ports. The Transmit/Receive (T/\overline{R}) input determines the direction of data flow through the bi-directional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition.

Features

- Designed for 1.2 to 3.6 V V_{CC} Operation
- 5 V Tolerant Interface Capability with 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When $V_{CC} = 0$ V
- 24 mA Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latch-up Performance Exceeds 250 mA
- ESD Performance: Human Body Model >2000 V Machine Model >200 V
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Pinout (Top View)

PIN NAMES

PINS	FUNCTION
ŌE	Output Enable Input
T/R	Transmit/Receive Input
A0-A7	Side A 3–State Inputs or 3–State Outputs
B0-B7	Side B 3–State Inputs or 3–State Outputs

TRUTH TABLE

INF	PUTS	OPERATING MODE
OE	T/R	Non-Inverting
L	L	B Data to A Bus
L	н	A Data to B Bus
н	Х	Z

H = High Voltage Level

L = Low Voltage Level Z = High Impedance State

X = High or Low Voltage Level and Transitions are Acceptable For I_{CC} reasons, Do Not Float Inputs




Figure 2. Logic Diagram

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V _{CC}	DC Supply Voltage	-0.5 to +6.5		V
VI	DC Input Voltage	$-0.5 \le V_I \le +6.5$		V
Vo	DC Output Voltage	$-0.5 \leq V_O \leq \textbf{+6.5}$	Output in 3-State	V
		$-0.5 \leq V_O \leq V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
Ι _Ο	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	T _L = 260		°C
TJ	Junction Temperature Under Bias	T _J = 135		°C
θ_{JA}	Thermal Resistance (Note 2)	SOIC = 65.8 TSSOP = 110.7		°C/W
MSL	Moisture Sensitivity		Level 1	
ILATCHUP	Latch–up Performance at V _{CC} = 3.6 V and 125°C (Note 3)		±250	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. I_0 absolute maximum rating must be observed.

2. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.

3. Tested to EIA/JES078.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Тур	Max	Unit
V _{CC}	Supply Voltage	Operating Functional	1.65 1.2		3.6 3.6	V
VI	Input Voltage		0		5.5	V
Vo	Output Voltage	HIGH or LOW State 3–State	0 0		V _{CC} 5.5	V
I _{OH}	HIGH Level Output Current	$V_{CC} = 3.0 V - 3.6 V$ $V_{CC} = 2.7 V - 3.0 V$			-24 -12	mA
I _{OL}	LOW Level Output Current	$V_{CC} = 3.0 V - 3.6 V$ $V_{CC} = 2.7 V - 3.0 V$			24 12	mA
T _A	Operating Free–Air Temperature		-40		+125	°C
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate	$V_{CC} = 1.2 \text{ to } 2.7 \text{ V}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	0 0		20 10	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

				40 to +85°	C	-4	0 to +125	°C	
Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Min	Typ (Note 4)	Max	Unit
VIH	HIGH-level input voltage	V _{CC} = 1.2 V	1.08	-	-	1.08	_	-	V
		V _{CC} = 1.65 V to 1.95 V	0.65 x V _{CC}	-	-	0.65 x V _{CC}	-	-	
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	-	
		V_{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	-	
V_{IL}	LOW-level input voltage	V _{CC} = 1.2 V	-	-	0.12	-	-	0.12	V
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	-	-	0.35 x V _{CC}	-	-	0.35 x V _{CC}	
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	-	0.7	
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	-	0.8	
V _{OH}	HIGH–level output voltage	V _I = V _{IH} or	· V _{IL}			-	-	-	V
		$I_{O} = -100 \ \mu\text{A};$ $V_{CC} = 1.65 \ \text{V} \ \text{to} \ 3.6 \ \text{V}$	V _{CC} - 0.2	-	-	V _{CC} - 0.3	-	-	
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	-	
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	-	
		$I_{O} = -12 \text{ mA}; \text{ V}_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	-	
		$I_{O} = -18$ mA; $V_{CC} = 3.0$ V	2.4	-	-	2.25	_	-	
		$I_{O} = -24$ mA; $V_{CC} = 3.0$ V	2.2	-	-	2.0	_	-	
V _{OL}	LOW-level output voltage	V _I = V _{IH} or	· V _{IL}			-	-	-	V
		$I_{O} = 100 \ \mu A;$ $V_{CC} = 1.65 \ V \ to \ 3.6 \ V$	-	-	0.2	-	-	0.3	
		I_{O} = 4 mA; V_{CC} = 1.65 V	-	-	0.45	-	_	0.65	
		I_{O} = 8 mA; V_{CC} = 2.3 V	-	-	0.6	-	-	0.8	
		I_{O} = 12 mA; V_{CC} = 2.7 V	-	-	0.4	-	-	0.6	
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	-	0.8	
I _I	Input leakage current	V _I = 5.5 V or GND V _{CC} = 3.6 V	-	±0.1	±5	-	±0.1	±20	μA
I _{OZ}	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{O} = 5.5 \text{ V or}$ GND; $V_{CC} = 3.6 \text{ V}$	-	±0.1	±5	_	±0.1	±20	μA
I _{OFF}	Power-off leakage current	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	±0.1	±10	-	±0.1	±20	μA
I _{CC}	Supply current	$V_{I} = V_{CC} \text{ or GND; } I_{O} = 0 \text{ A;}$ $V_{CC} = 3.6 \text{ V}$	-	0.1	10	-	0.1	40	μA
I _{CC}	Additional supply current	per input pin; V _I = V _{CC} - 0.6 V; I _O = 0 A; V _{CC} = 2.7 V to 3.6 V	-	5	500	-	5	5000	μA

4. All typical values are measured at T_A = 25°C and V_{CC} = 3.3 V, unless stated otherwise.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS ($t_R = t_F = 2.5 \text{ ns}$)

		−40 to +85°C			_4	l0 to +125°	°C		
Symbol	Parameter	Conditions	Min	Typ (Note 5)	Max	Min	Typ (Note 5)	Мах	Unit
t _{pd}	Propagation Delay (Note 6)	V _{CC} = 1.2 V	-	17.0	-	-	-	-	ns
	An to Bn, Bn to An	V _{CC} = 1.65 V to 1.95 V	1.5	6.5	14.6	1.0	-	16.9	
		V_{CC} = 2.3 V to 2.7 V	1.0	3.4	7.6	1.0	-	8.7	
		V _{CC} = 2.7 V	1.0	3.4	7.3	1.0	-	9.5	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	2.9	6.3	1.0	-	8.0	
t _{en}	Enable Time (Note 7)	V _{CC} = 1.2 V	-	22.0	-	-	-	-	ns
	OE to An, Bn	V _{CC} = 1.65 V to 1.95 V	1.0	8.3	19.5	1.0	-	22.5	
		V_{CC} = 2.3 V to 2.7 V	1.0	4.6	10.7	1.0	-	12.4	
		V _{CC} = 2.7 V	1.0	4.8	9.5	0.5	-	12.0	
		V_{CC} = 3.0 V to 3.6 V	0.5	3.7	8.5	0.5	-	11.0	
t _{dis}	Disable Time (Note 8)	V _{CC} = 1.2 V	_	12.0	-	-	-	-	ns
	OE to An, Bn	V _{CC} = 1.65 V to 1.95 V	1.0	5.5	12.3	1.0	-	14.2	
		V_{CC} = 2.3 V to 2.7 V	1.0	3.1	7.1	1.0	-	8.2	
		V _{CC} = 2.7 V	1.0	3.9	8.0	0.5	-	10.0	
		V_{CC} = 3.0 V to 3.6 V	0.5	3.6	7.0	0.5	-	9.0	
t _{sk(0)}	Output Skew Time (Note 9)		_	-	1.0	_	-	1.5	ns

Typical values are measured at T_A = 25°C and V_{CC} = 3.3 V, unless stated otherwise.
 t_{pd} is the same as t_{PLH} and t_{PHL}.
 t_{en} is the same as t_{PZL} and t_{PZH}.
 t_{dis} is the same as t_{PLZ} and t_{PHZ}.
 t_{dis} is the same as t_{PLZ} and t_{PHZ}.
 Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage (Note 10)	$ \begin{array}{l} {\sf V}_{CC} = 3.3 \; {\sf V}, \; {\sf C}_{L} = 50 \; {\sf pF}, \; {\sf V}_{IH} = 3.3 \; {\sf V}, \; {\sf V}_{IL} = 0 \; {\sf V} \\ {\sf V}_{CC} = 2.5 \; {\sf V}, \; {\sf C}_{L} = 30 \; {\sf pF}, \; {\sf V}_{IH} = 2.5 \; {\sf V}, \; {\sf V}_{IL} = 0 \; {\sf V} \end{array} $		0.8 0.6		V V
V _{OLV}	Dynamic LOW Valley Voltage (Note 10)	$ \begin{array}{l} {\sf V}_{CC} = 3.3 \; {\sf V}, \; {\sf C}_{L} = 50 \; {\sf pF}, \; {\sf V}_{IH} = 3.3 \; {\sf V}, \; {\sf V}_{IL} = 0 \; {\sf V} \\ {\sf V}_{CC} = 2.5 \; {\sf V}, \; {\sf C}_{L} = 30 \; {\sf pF}, \; {\sf V}_{IH} = 2.5 \; {\sf V}, \; {\sf V}_{IL} = 0 \; {\sf V} \end{array} $		-0.8 -0.6		V V


10. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance (OE, T/R)	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	4.0	pF
C _{I/O}	Input/Output Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	10.0	pF
C _{PD}			put; $V_I = GND$ or V_{CC}	
	(Note 11)	V_{CC} = 1.65 V to 1.95 V	7.7	
		V_{CC} = 2.3 V to 2.7 V	11.3	
		V_{CC} = 3.0 V to 3.6 V	14.4	

11. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times fi \times N + \Sigma (C_L \times V_{CC}^2 \times fo)$ where: fi = input frequency in MHz; fo = output frequency in MHz C_L = output load capacitance in pF

 $V_{CC} = supply voltage in Volts$ N = number of outputs switching $\Sigma(C_L x V_{CC}² x fo) = sum of the outputs.$






WAVEFORM 1 – PROPAGATION DELAYS $t_{R} = t_{F} = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_{W} = 500 \text{ ns}$

WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES t_R = t_F = 2.5 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns

	V _{cc}							
Symbol	1.2 V	1.8 V ± 0.15 V	2.5 V ± 0.2 V	2.7 V	$3.3 \text{ V} \pm 0.3 \text{ V}$			
VI	V _{CC}	V _{CC}	V _{CC}	2.7 V	2.7 V			
Vmi	V _{CC} /2	V _{CC} /2	V _{CC} /2	1.5 V	1.5 V			
Vmo	V _{CC} /2	V _{CC} /2	V _{CC} /2	1.5 V	1.5 V			
V _{HZ}	V _{OL} + 0.15 V	V _{OL} + 0.15 V	V _{OL} + 0.15 V	V _{OL} + 0.3 V	V _{OL} + 0.3 V			
V_{LZ}	V _{OH} – 0.15 V	V _{OH} – 0.15 V	V _{OH} – 0.15 V	V _{OH} – 0.3 V	V _{OH} – 0.3 V			

Figure 3. AC Waveforms



 C_L includes jig and probe capacitance R_T = Z_{OUT} of pulse generator (typically 50 Q) R_1 = R_L

Supply Voltage	Inp	Input Load		Load		V _{EXT}	
V _{CC} (V)	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
1.2	V _{CC}	≤ 2 ns	30 pF	1 kQ	Open	2 x V _{CC}	GND
1.65 – 1.95	V _{CC}	≤ 2 ns	30 pF	1 kQ	Open	2 x V _{CC}	GND
2.3 – 2.7	V _{CC}	≤ 2 ns	30 pF	500 Q	Open	2 x V _{CC}	GND
2.7	2.7 V	≤ 2.5 ns	50 pF	500 Q	Open	2 x V _{CC}	GND
3.0 – 3.6	2.7 V	≤ 2.5 ns	50 pF	500 Q	Open	$2 \times V_{CC}$	GND

Figure 4. Test Circuit


ORDERING INFORMATION

Device	Package	Shipping [†]	
74LVC245ADWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel	
74LVC245ADTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSSOP-20 CASE 948E-02 **ISSUE C**



NOTES:

DIES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.


MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE – W–.

<u>DETERMINED AT DATON PLANE -N</u>							
	MILLIN	IETERS	INC	HES			
DIM	MIN	MAX	MIN	MAX			
Α	6.40	6.60	0.252	0.260			
В	4.30	4.50	0.169	0.177			
С		1.20		0.047			
D	0.05	0.15	0.002	0.006			
F	0.50	0.75	0.020	0.030			
G	0.65	BSC	0.026 BSC				
Н	0.27	0.37	0.011	0.015			
J	0.09	0.20	0.004	0.008			
J1	0.09	0.16	0.004	0.006			
K	0.19	0.30	0.007	0.012			
K1	0.19	0.25	0.007	0.010			
L	6.40 BSC		0.252				
М	0°	8°	0°	8°			


-T- SEATING


SOLDERING FOOTPRINT



PACKAGE DIMENSIONS

SOIC-20 **DW SUFFIX** CASE 751D-05 **ISSUE G**





NOTES:

- DIMENSIONS ARE IN MILLIMETERS. INTERPRET DIMENSIONS AND TOLERANCES
- 2. PER ASME Y14.5M, 1994
- DIMENSIONS D AND E DO NOT INCLUDE MOLD 3
- DIMENSIONS D AND E DO NOT INCLUDE MOLL PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONUDICION AT MAXIMUM MATERIAL 4 5 CONDITION.

	MILLIMETERS	
DIM	MIN	MAX
Α	2.35	2.65
A1	0.10	0.25
В	0.35	0.49
C	0.23	0.32
D	12.65	12.95
E	7.40	7.60
е	1.27 BSC	
н	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

ON Semiconductor and the unarrest are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and eventors and reasonable attornow for any other or ender the original term of parts patient of the original term of the speciation with event or insufficient or ender the original term of the speciation and the application in which was and proceenable attornow or used of any event or index of the original term or to distributors harmless against all claims, costs, damages, and avagences and proceenable a expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

 74LS645N
 PI74LVCC3245AS
 5962-8683401DA
 5962-8968201LA
 5962-8953501KA
 5962-86834012A
 5962-7802002MFA

 TC74VCX164245(EL,F
 MC74LCX245MNTWG
 TC7WPB8306L8X,LF(S
 74LVX245MTC
 74ALVC16245MTDX
 74LCXR162245MTX

 74LVXC3245MTCX
 74VHC245M
 74VHC245MX
 JM38510/65553BRA
 FXL2TD245L10X
 74LVC1T45GM,115
 74LVC245ADTR2G

 TC74AC245P(F)
 SNJ54LS245FK
 74LVT245BBT20-13
 74AHC245D.112
 74AHCT245D.112
 SN74LVCH16952ADGGR

 CY74FCT16245TPVCT
 74AHCT245PW.118
 74LV245DB.118
 74LV245D.112
 74LVC245APW.112

 74LVCH245AD.112
 SN75138NSR
 AP54RHC506ELT-R
 AP54RHC506BLT-R
 74LVCR162245ZQLR
 SN74LVCR16245AZQLR

 MC100EP16MNR4G
 MC100LVEP16MNR4G
 714100R
 74HCT643N
 MC100EP16DTR2G
 5962-9221403MRA
 74ALVC164245PAG

 74FCT16245ATPAG
 74FCT16245ATPVG
 74FCT16245ETPAG
 74FCT16245ATPAG
 74FCT16245ATPVG
 74FCT16245ETPAG