## 74LVC573A

# Low-Voltage CMOS Octal Transparent Latch 

## With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The 74LVC573A is a high performance, non-inverting octal transparent latch operating from a 1.2 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A $\mathrm{V}_{\mathrm{I}}$ specification of 5.5 V allows 74LVC573A inputs to be safely driven from 5 V devices.

The 74LVC573A contains 8 D-type latches with 3-state outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable ( $\overline{\mathrm{OE}})$ input. When $\overline{\mathrm{OE}}$ is LOW, the standard outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches.

## Features

- Designed for 1.2 to $3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ Operation
- 5 V Tolerant - Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- $I_{\text {OFF }}$ Specification Guarantees High Impedance When $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
- 24 mA Output Sink and Source Capability
- Near Zero Static Supply Current in all Three Logic States ( $10 \mu \mathrm{~A}$ ) Substantially Reduces System Power Requirements
- ESD Performance:
- Human Body Model > 2000 V
- Machine Model >200 V
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and are RoHS Compliant


## ON Semiconductor ${ }^{\circledR}$

www.onsemi.com


ORDERING INFORMATION
See detailed ordering and shipping information on page 8 of this data sheet.


Figure 1. Pinout (Top View)

PIN NAMES

| Pins | Function |
| :---: | :---: |
| $\overline{\mathrm{OE}}$ | Output Enable Input |
| LE | Latch Enable Input |
| D0-D7 | Data Inputs |
| O0-O7 | 3-State Latch Outputs |



Figure 2. Logic Diagram

## TRUTH TABLE

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| OE | LE | Dn | On |  |
| L | H | H | H | Transparent (Latch Disabled); Read Latch |
| L | H | L | L |  |
| L | L | h | H | Latched (Latch Enabled) Read Latch |
| L | L | I | L |  |
| L | L | X | NC | Hold; Read Latch |
| H | L | X | Z | Hold; Disabled Outputs |
| H | H | H | Z | Transparent (Latch Disabled); Disabled Outputs |
| H | H | L | Z |  |
| H | L | h | Z | Latched (Latch Enabled); Disabled Outputs |
| H | L | I | Z |  |

[^0]MAXIMUM RATINGS

| Symbol | Parameter | Condition | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | DC Supply Voltage |  | -0.5 to +6.5 | V |
| $V_{1}$ | DC Input Voltage |  | $-0.5 \leq \mathrm{V}_{1} \leq+6.5$ | V |
| $\mathrm{V}_{0}$ | DC Output Voltage | Output in 3-State | $-0.5 \leq \mathrm{V}_{0} \leq+6.5$ | V |
|  |  | Output in HIGH or LOW State (Note 1) | $-0.5 \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| IIK | DC Input Diode Current | $V_{1}<$ GND | -50 | mA |
| IOK | DC Output Diode Current | $\mathrm{V}_{\mathrm{O}}<$ GND | -50 | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ | +50 | mA |
| Io | DC Output Source/Sink Current |  | $\pm 50$ | mA |
| Icc | DC Supply Current Per Supply Pin |  | $\pm 100$ | mA |
| IGND | DC Ground Current Per Ground Pin |  | $\pm 100$ | mA |
| TstG | Storage Temperature Range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds |  | $\mathrm{T}_{\mathrm{L}}=260$ | ${ }^{\circ} \mathrm{C}$ |
| T ${ }^{\prime}$ | Junction Temperature Under Bias |  | $\mathrm{T}_{\mathrm{J}}=135$ | ${ }^{\circ} \mathrm{C}$ |
| өJA | Thermal Resistance (Note 2) |  | 110.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| MSL | Moisture Sensitivity | Level 1 |  |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Io absolute maximum rating must be observed.
2. Measured with minimum pad spacing on an FR4 board, using 10 mm -by-1 inch, 2 ounce copper trace no air flow.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Operating Functional | $\begin{gathered} 1.65 \\ 1.2 \end{gathered}$ |  | 3.6 3.6 | V |
| $V_{1}$ | Input Voltage | 0 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage HIGH or LOW State 3-State | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & 5.5 \end{aligned}$ | V |
| $\mathrm{IOH}^{\text {a }}$ | HIGH Level Output Current $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}-3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}-3.0 \mathrm{~V}$ |  |  | $\begin{aligned} & -24 \\ & -12 \end{aligned}$ | mA |
| l OL | LOW Level Output Current $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}-3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}-3.0 \mathrm{~V}$ |  |  | 24 12 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Free-Air Temperature | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta t / \Delta V$ | Input Transition Rise or Fall Rate, <br> $\mathrm{V}_{\mathrm{CC}}=1.65$ to 2.7 V <br> $\mathrm{V}_{\mathrm{CC}}=2.7$ to 3.6 V | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | 20 10 | $\mathrm{ns} / \mathrm{V}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Conditions | -40 to $+85^{\circ} \mathrm{C}$ |  |  | -40 to $+125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\left\|\begin{array}{c} \text { Typ } \\ (\text { Note 3) } \end{array}\right\|$ | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 3) } \end{gathered}$ | Max |  |
| VIH | HIGH-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | 1.08 | - | - | 1.08 | - | - | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $\begin{aligned} & 0.65 x \\ & V_{C C} \end{aligned}$ | - | - | $\begin{aligned} & 0.65 x \\ & V_{C C} \end{aligned}$ | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 | - | - | 1.7 | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2.0 | - | - | 2.0 | - | - |  |
| VIL | LOW-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | - | - | 0.12 | - | - | 0.12 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | - | - | $\begin{array}{\|l\|} \hline 0.35 x \\ V_{C C} \end{array}$ | - | - | $\begin{aligned} & 0.35 x \\ & V_{C C} \end{aligned}$ |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V | - | - | 0.7 | - | - | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | - | - | 0.8 | - | - | 0.8 |  |
| VOH | HIGH-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ |  |  |  |  |  |  | V |
|  |  | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=-100 \mu \mathrm{~A} ; \\ \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{v}_{\mathrm{CC}}- \\ 0.2 \end{gathered}$ | - | - | $\begin{gathered} \mathrm{v}_{\mathrm{CC}}- \\ 0.3 \end{gathered}$ | - | - |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-4 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | 1.2 | - | - | 1.05 | - | - |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-8 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | 1.8 | - | - | 1.65 | - | - |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-12 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 2.2 | - | - | 2.05 | - | - |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-18 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | 2.4 | - | - | 2.25 | - | - |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=-24 \mathrm{~mA} ; \mathrm{V}_{C C}=3.0 \mathrm{~V}$ | 2.2 | - | - | 2.0 | - | - |  |
| VoL | LOW-level output voltage | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ |  |  |  |  |  |  | V |
|  |  | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=100 \mathrm{\mu A} ; \\ \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{gathered}$ | - | - | 0.2 | - | - | 0.3 |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=4 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ | - | - | 0.45 | - | - | 0.65 |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=8 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | - | - | 0.6 | - | - | 0.8 |  |
|  |  | $\mathrm{I}_{\mathrm{O}}=12 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | - | - | 0.4 | - | - | 0.6 |  |
|  |  | $\mathrm{l}_{\mathrm{O}}=24 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | - | - | 0.55 | - | - | 0.8 |  |
| 1 | Input leakage current | $\begin{gathered} \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V} \text { or GND; } \\ \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{gathered}$ | - | $\pm 0.1$ | $\pm 5$ | - | $\pm 0.1$ | $\pm 20$ | $\mu \mathrm{A}$ |
| Ioz | OFF-state output current | $\begin{gathered} \mathrm{VI}=\mathrm{VIH} \text { or VIL; } \\ \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} \text { or GND; } \\ \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{gathered}$ | - | $\pm 0.1$ | $\pm 5$ | - | $\pm 0.1$ | $\pm 20$ | $\mu \mathrm{A}$ |
| IoFF | Power-off leakage current | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=0.0 \mathrm{~V}$ | - | $\pm 0.1$ | $\pm 10$ | - | $\pm 0.1$ | $\pm 20$ | $\mu \mathrm{A}$ |
| IcC | Supply current | $\begin{gathered} \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} ; \mathrm{IO}=0 \mathrm{~A} ; \\ \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \end{gathered}$ | - | 0.1 | 10 | - | 0.1 | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{ICC}$ | Additional supply current | per input pin; $\begin{gathered} \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V} ; \mathrm{I}_{\mathrm{O}}=0 \mathrm{~A} ; \\ \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{gathered}$ | - | 5 | 500 | - | 5 | 5000 | $\mu \mathrm{A}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
3. All typical values are measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, unless stated otherwise.

## 74LVC573A

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}\right)$

| Symbol | Parameter | Conditions | -40 to $+85^{\circ} \mathrm{C}$ |  |  | -40 to $+125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | $\begin{array}{\|c\|} \hline \text { Typ } \\ \text { (Note 4) } \end{array}$ | Max | Min | $\begin{array}{\|c\|} \hline \text { Typ } \\ \text { (Note 4) } \end{array}$ | Max |  |
| tpd | Propagation Delay (Note 5) Dn to On | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | - | 16.0 | - | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 2.1 | 7.8 | 16.3 | 2.1 | - | 18.8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.5 | 4.1 | 8.0 | 1.5 | - | 9.2 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 1.5 | 4.1 | 7.2 | 1.5 | - | 9.0 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 1.5 | 3.4 | 6.2 | 1.5 | - | 8.0 |  |
| tpd | Propagation Delay LE to On | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | - | 16.0 | - | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 2.0 | 7.7 | 16.0 | 2.0 | - | 18.4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.5 | 4.1 | 7.8 | 1.5 | - | 9.1 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 1.5 | 3.7 | 7.5 | 1.5 | - | 9.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 1.5 | 3.4 | 6.5 | 1.5 | - | 8.5 |  |
| ten | Enable Time (Note 6) OE to On | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | - | 18.0 | - | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 1.7 | 7.5 | 17.5 | 1.7 | - | 20.2 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.5 | 4.2 | 9.2 | 1.5 | - | 10.6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 1.5 | 4.2 | 8.5 | 1.5 | - | 11.0 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 1.5 | 3.4 | 7.5 | 1.5 | - | 9.5 |  |
| tdis | Disable Time (Note 7) OE to On | $\mathrm{V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | - | 8.0 | - | - | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 1.0 | 3.3 | 10.1 | 1.0 | - | 11.6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0.3 | 1.8 | 5.7 | 0.3 | - | 6.6 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 1.5 | 3.0 | 6.5 | 1.5 | - | 8.5 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 1.5 | 2.5 | 6.0 | 1.5 | - | 7.5 |  |
| tw | Pulse Width LE HIGH | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 5.0 | - | - | 5.0 | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 4.0 | - | - | 4.0 | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 3.2 | - | - | 3.2 | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 3.2 | 1.6 | - | 3.2 | - | - |  |
| tsu | Set-up Time Dn to LE | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 4.0 | - | - | 4.0 | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 2.5 | - | - | 2.5 | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 1.7 | - | - | 1.7 | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 1.7 | - | - | 1.7 | - | - |  |
| th | Hold Time Dn to LE | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 3.0 | - | - | 3.0 | - | - | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.9 | - | - | 1.9 | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 1.5 | - | - | 1.5 | - | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 1.4 | - | - | 1.4 | - | - |  |
| tsk(0) | Output Skew Time (Note 8) |  | - | - | 1.0 | - | - | 1.5 | ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Typical values are measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{VcC}=3.3 \mathrm{~V}$, unless stated otherwise.
5. $t_{p d}$ is the same as $t_{P L H}$ and $t_{P H L}$.
6. $t_{e n}$ is the same as tpzL and tpzh.
7. $t_{\text {dis }}$ is the same as $t_{\text {PLZ }}$ and $t_{\text {PHZ }}$.
8. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS

| Symbol | Characteristic | Condition | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Volp | Dynamic LOW Peak Voltage (Note 9) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.6 \end{aligned}$ |  | V |
| Volv | Dynamic LOW Valley Voltage (Note 9) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{1 H}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & -0.8 \\ & -0.6 \end{aligned}$ |  | V |

9. Number of outputs defined as " $n$ ". Measured with " $n-1$ " outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

## CAPACITIVE CHARACTERISTICS

| Symbol | Parameter | Condition | Typical | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 5.0 | pF |
| Cout | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 6.0 | pF |
| Cpd | Power Dissipation Capacitance (Note 10) | Per flip-flop; $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\text {CC }}$ |  | pF |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | 7.1 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 10.3 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | 13.2 |  |

10. CPD is used to determine the dynamic power dissipation ( PD in $\mu \mathrm{W}$ ).
$P_{D}=C_{P D} \times V_{C C}{ }^{2} \times \mathrm{fi} \times N+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times\right.$ fo $)$ where:
$\mathrm{fi}=$ input frequency in MHz ; fo = output frequency in MHz
$\mathrm{C}_{\mathrm{L}}$ = output load capacitance in pF
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage in Volts
$\mathrm{N}=$ number of outputs switching
$\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{fo}\right)=$ sum of the outputs


WAVEFORM 1 - PROPAGATION DELAYS
$t_{R}=t_{F}=2.5 \mathrm{~ns}, 10 \%$ to $90 \% ; f=1 \mathrm{MHz} ; \mathrm{t}_{\mathrm{w}}=500 \mathrm{~ns}$


WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, 10 \%$ to $90 \% ; \mathrm{f}=1 \mathrm{MHz} ; \mathrm{t}_{\mathrm{w}}=500 \mathrm{~ns}$


|  | $\mathrm{V}_{\mathbf{C C}}$ |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | $\mathbf{3 . 3} \mathbf{V} \pm \mathbf{0 . 3} \mathbf{V}$ | $\mathbf{2 . 7} \mathrm{V}$ | $\mathrm{V}_{\mathbf{C C}}<\mathbf{2 . 7} \mathbf{V}$ |
| $\mathrm{Vmi}^{2}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{Vmo}^{2}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{HZ}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{LZ}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-015 \mathrm{~V}$ |

## WAVEFORM 3 - LE to On PROPAGATION DELAYS, LE MINIMUM

PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES
$\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, 10 \%$ to $90 \% ; \mathrm{f}=1 \mathrm{MHz} ; \mathrm{t}_{\mathrm{W}}=500 \mathrm{~ns}$ except when noted

Figure 3. AC Waveforms

## 74LVC573A


$C_{L}$ includes jig and probe capacitance
$R_{T}=Z_{O U T}$ of pulse generator (typically $50 \Omega$ )
$R_{1}=R_{L}$

| Supply Voltage | Input |  | Load |  | VEXT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})$ | $\mathrm{V}_{\mathbf{I}}$ | $\mathbf{t}_{\mathrm{r}}, \mathrm{t}_{\mathbf{f}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathbf{R}_{\mathrm{L}}$ | tPLH, tPHL | tPLZ, tPZL | tPHZ, tPZH |
| 1.2 | $\mathrm{~V}_{\mathrm{CC}}$ | $\leq 2 \mathrm{~ns}$ | 30 pF | $1 \mathrm{k} \Omega$ | Open | $2 \times \mathrm{V}_{\mathrm{CC}}$ | GND |
| $1.65-1.95$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\leq 2 \mathrm{~ns}$ | 30 pF | $1 \mathrm{k} \Omega$ | Open | $2 \times \mathrm{V}_{\mathrm{CC}}$ | GND |
| $2.3-2.7$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\leq 2 \mathrm{~ns}$ | 30 pF | $500 \Omega$ | Open | $2 \times \mathrm{V}_{\mathrm{CC}}$ | GND |
| 2.7 | 2.7 V | $\leq 2.5 \mathrm{~ns}$ | 50 pF | $500 \Omega$ | Open | $2 \times \mathrm{V}_{\mathrm{CC}}$ | GND |
| $3.0-3.6$ | 2.7 V | $\leq 2.5 \mathrm{~ns}$ | 50 pF | $500 \Omega$ | Open | $2 \times \mathrm{V}_{\mathrm{CC}}$ | GND |

Figure 4. Test Circuit

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| 74LVC573ADTR2G | TSSOP-20 |  |
|  | (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## 74LVC573A

## PACKAGE DIMENSIONS

TSSOP-20
DT SUFFIX
CASE 948E-02
ISSUE C


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION:

MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE inTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION
SHALL NOT EXCEED $0.25(0.010)$ PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

|  | MILLIMETERS |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 6.40 | 6.60 | 0.252 | 0.260 |  |
| B | 4.30 | 4.50 | 0.169 | 0.177 |  |
| C | --- | 1.20 | --- | 0.047 |  |
| D | 0.05 | 0.15 | 0.002 | 0.006 |  |
| F | 0.50 | 0.75 | 0.020 | 0.030 |  |
| G | 0.65 BSC |  | 0.026 BSC |  |  |
| H | 0.27 | 0.37 | 0.011 | 0.015 |  |
| J | 0.09 | 0.20 | 0.004 | 0.008 |  |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |  |
| K | 0.19 | 0.30 | 0.007 | 0.012 |  |
| K1 | 0.19 | 0.25 | 0.007 |  |  |
| L | 6.40 | 0.010 |  |  |  |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0.252 BSC |  |

## SOLDERING FOOTPRINT*


*For additional information on our $\mathrm{Pb}-F r e e$ strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## 74LVC573A


#### Abstract

ON Semiconductor and the (10) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Latches category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
ML4875CS-5 401639B 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 59628863901RA 5962-88639012A NLV14042BDR2G M22W-1333-21/3/45-90-02 (NI 2.L18.001-21 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 MM74HC373WM MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 MIC58P01YV 74AHCT573D. 112 74LCX16373MTDX CQ/A-M22X1,5-45-16 CQ/A-M22X1,5-45-18 CQ/A-M22X1,5-45-20 CQ/A-M22X1,5-45-24 CQ/A-M22X1,5-45-30 CQT/A-32-18 AE-V0 CQT/A-32 20-AE-V0 CY54FCT841ATDMB TPIC6B273DWRG4 Z-2106-25001-22 2.904.005 2.904.006 2.904.008 TC74HC573APF 74HC373DB. 112 74HCT373D. 652 HEF4043BT. 652


[^0]:    H = High Voltage Level
    h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition
    L = Low Voltage Level
    I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition
    NC = No Change, State Prior to the Latch Enable High-to-Low Transition
    $X=$ High or Low Voltage Level or Transitions are Acceptable
    Z = High Impedance State
    For $I_{C C}$ Reasons DO NOT FLOAT Inputs

