Low-Voltage CMOS Octal Transparent Latch

With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The 74LVC573A is a high performance, non–inverting octal transparent latch operating from a 1.2 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A $V_{\rm I}$ specification of 5.5 V allows 74LVC573A inputs to be safely driven from 5 V devices.

The 74LVC573A contains 8 D-type latches with 3-state outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are enabled. When \overline{OE} is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches.

Features

- Designed for 1.2 to 3.6 V V_{CC} Operation
- 5 V Tolerant Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When V_{CC} = 0 V
- 24 mA Output Sink and Source Capability
- Near Zero Static Supply Current in all Three Logic States (10 μA)
 Substantially Reduces System Power Requirements
- ESD Performance:
 - ♦ Human Body Model >2000 V
 - ♦ Machine Model >200 V
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



TSSOP-20 DT SUFFIX CASE 948E



A = Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week

G or ■ = Pb–Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.




Figure 1. Pinout (Top View)

PIN NAMES

Pins	Function		
OE Output Enable Input			
LE	Latch Enable Input		
D0-D7	Data Inputs		
00-07	3-State Latch Outputs		




Figure 2. Logic Diagram

TRUTH TABLE

	Inputs		Outputs	
OE	LE	Dn	On	Operating Mode
L L	H H	H L	H L	Transparent (Latch Disabled); Read Latch
L L	L L	h I	H L	Latched (Latch Enabled) Read Latch
L	L	Х	NC	Hold; Read Latch
Н	L	Х	Z	Hold; Disabled Outputs
H	H H	H L	Z Z	Transparent (Latch Disabled); Disabled Outputs
H	L L	h I	Z Z	Latched (Latch Enabled); Disabled Outputs

Н = High Voltage Level

High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition h

Low Voltage Level

I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition NC = No Change, State Prior to the Latch Enable High-to-Low Transition

Χ = High or Low Voltage Level or Transitions are Acceptable

= High Impedance State

For I_{CC} Reasons DO NOT FLOAT Inputs

MAXIMUM RATINGS

Symbol	Parameter	Condition	Value	Unit
Vcc	DC Supply Voltage		-0.5 to +6.5	V
Vı	DC Input Voltage		$-0.5 \le V_1 \le +6.5$	V
Vo	DC Output Voltage	Output in 3–State	-0.5 ≤ V _O ≤ +6.5	V
		Output in HIGH or LOW State (Note 1)	$-0.5 \le V_{O} \le V_{CC} + 0.5$	V
lıĸ	DC Input Diode Current	V _I < GND	-50	mA
Іок	DC Output Diode Current	V _O < GND	-50	mA
		V _O > V _{CC}	+50	mA
Io	DC Output Source/Sink Current		±50	mA
Icc	DC Supply Current Per Supply Pin		±100	mA
IGND	DC Ground Current Per Ground Pin		±100	mA
Tstg	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		T _L = 260	°C
TJ	Junction Temperature Under Bias		T _J = 135	°C
θЈА	Thermal Resistance (Note 2)		110.7	°C/W
MSL	Moisture Sensitivity	Level 1		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_O absolute maximum rating must be observed.

2. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
V _{CC}	Supply Voltage Operating Functional	1.65 1.2		3.6 3.6	٧
VI	Input Voltage	0		5.5	V
Vo	Output Voltage HIGH or LOW State 3-State	0		V _{CC} 5.5	٧
Іон	HIGH Level Output Current $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V} V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$			-24 -12	mA
l _{OL}	LOW Level Output Current $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V V}_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$			24 12	mA
T _A	Operating Free–Air Temperature	-40		+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V_{CC} = 1.65 to 2.7 V V_{CC} = 2.7 to 3.6 V	0		20 10	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

			-4	10 to +85	°C	-4	0 to +125	s°C	
Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Min	Typ (Note 3)	Max	Unit
VIH	HIGH-level input voltage	V _{CC} = 1.2 V	1.08	-	-	1.08	-	_	V
		V _{CC} = 1.65 V to 1.95 V	0.65 x V _{CC}	-	-	0.65 x V _{CC}	-	-	
		V _{CC} = 2.3 V to 2.7 V	1.7	_	-	1.7	-	-	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	_	
VIL	LOW-level input voltage	V _{CC} = 1.2 V	_	-	0.12	_	-	0.12	V
		V _{CC} = 1.65 V to 1.95 V	-	-	0.35 x V _{CC}	_	_	0.35 x V _{CC}	
		V _{CC} = 2.3 V to 2.7 V	_	-	0.7	_	-	0.7	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	_	-	0.8	-	-	0.8	
Vон	HIGH-level output voltage	$V_{I} = V_{IH} c$	r V _{IL}						V
		$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	V _{CC} - 0.2	-	-	V _{CC} - 0.3	-	-	
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	_	
		$I_O = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	-	-	1.65	-	-	
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	_	
		$I_O = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	_	
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	_	1	2.0	_	-	
VOL	LOW-level output voltage	$V_I = V_{IH} O$	r V _{IL}						V
		$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$	-	-	0.2	-	-	0.3	
		I _O = 4 mA; V _{CC} = 1.65 V	_	-	0.45	_	-	0.65	
		$I_O = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	_	_	0.6	_	_	0.8	
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	_	-	0.4	-	-	0.6	
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	_	-	0.55	-	-	0.8	
l ₁	Input leakage current	V _I = 5.5 V or GND; V _{CC} = 3.6 V	-	±0.1	±5	_	±0.1	±20	μΑ
loz	OFF-state output current	$VI = VIH \text{ or VIL};$ $V_O = 5.5 \text{ V or GND};$ $V_{CC} = 3.6 \text{ V}$	_	±0.1	±5	_	±0.1	±20	μΑ
IOFF	Power-off leakage current	V_{I} or $V_{O} = 5.5 \text{ V}$; $V_{CC} = 0.0 \text{ V}$	_	±0.1	±10	_	±0.1	±20	μΑ
Icc	Supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 3.6 \text{ V}$	-	0.1	10	-	0.1	40	μΑ
ΔΙCC	Additional supply current	per input pin; $V_1 = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A};$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	5	500	-	5	5000	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. All typical values are measured at $T_A = 25^{\circ}C$ and $V_{CC} = 3.3$ V, unless stated otherwise.

AC ELECTRICAL CHARACTERISTICS ($t_R = t_F = 2.5 \text{ ns}$)

			_	-40 to +85°C		−40 to +125°C			
Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Min	Typ (Note 4)	Max	Unit
tpd	Propagation Delay (Note 5)	V _{CC} = 1.2 V	-	16.0	-	-	-	-	
	Dn to On	V _{CC} = 1.65 V to 1.95 V	2.1	7.8	16.3	2.1	_	18.8	
		V _{CC} = 2.3 V to 2.7 V	1.5	4.1	8.0	1.5	_	9.2	ns
		V _{CC} = 2.7 V	1.5	4.1	7.2	1.5	_	9.0	
		V _{CC} = 3.0 V to 3.6 V	1.5	3.4	6.2	1.5	_	8.0	
tpd	Propagation Delay	V _{CC} = 1.2 V	-	16.0	1	_	_	_	
	LE to On	V _{CC} = 1.65 V to 1.95 V	2.0	7.7	16.0	2.0	_	18.4	
		V _{CC} = 2.3 V to 2.7 V	1.5	4.1	7.8	1.5	_	9.1	ns
		V _{CC} = 2.7 V	1.5	3.7	7.5	1.5	_	9.5	
		V _{CC} = 3.0 V to 3.6 V	1.5	3.4	6.5	1.5	_	8.5	
ten	Enable Time (Note 6)	V _{CC} = 1.2 V	-	18.0	-	_	_	_	
	OE to On	V _{CC} = 1.65 V to 1.95 V	1.7	7.5	17.5	1.7	_	20.2	
		V _{CC} = 2.3 V to 2.7 V	1.5	4.2	9.2	1.5	_	10.6	ns
		V _{CC} = 2.7 V	1.5	4.2	8.5	1.5	_	11.0	
	V _{CC} = 3.0 V to 3.6 V	1.5	3.4	7.5	1.5	_	9.5		
tdis	Disable Time (Note 7)	V _{CC} = 1.2 V	-	8.0	-	_	_	_	
	OE to On	V _{CC} = 1.65 V to 1.95 V	1.0	3.3	10.1	1.0	_	11.6	
		V _{CC} = 2.3 V to 2.7 V	0.3	1.8	5.7	0.3	_	6.6	ns
		V _{CC} = 2.7 V	1.5	3.0	6.5	1.5	_	8.5	
		V _{CC} = 3.0 V to 3.6 V	1.5	2.5	6.0	1.5	_	7.5	
tw	Pulse Width	V _{CC} = 1.65 V to 1.95 V	5.0	-	-	5.0	_	-	
	LE HIGH	V _{CC} = 2.3 V to 2.7 V	4.0	-	-	4.0	_	_	
		V _{CC} = 2.7 V	3.2	-	-	3.2	_	_	ns
		V _{CC} = 3.0 V to 3.6 V	3.2	1.6	_	3.2	_	-	
tsu	Set-up Time	V _{CC} = 1.65 V to 1.95 V	4.0	-	-	4.0	_	_	
	Dn to LE	V _{CC} = 2.3 V to 2.7 V	2.5	-	-	2.5	_	_	
		V _{CC} = 2.7 V	1.7	-	-	1.7	_	_	ns
		V _{CC} = 3.0 V to 3.6 V	1.7	-	_	1.7	_	_	
th	Hold Time	V _{CC} = 1.65 V to 1.95 V	3.0	-	_	3.0	-	_	
	Dn to LE	V _{CC} = 2.3 V to 2.7 V	1.9	-	-	1.9	_	_	
		V _{CC} = 2.7 V	1.5	-	-	1.5	_	_	ns
		V _{CC} = 3.0 V to 3.6 V	1.4	-	_	1.4	-	_	
tsk(0)	Output Skew Time (Note 8)		_	_	1.0	_	1 _ 1	1.5	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Typical values are measured at TA = 25°C and Vcc = 3.3 V, unless stated otherwise.

t_{pd} is the same as t_{PLH} and t_{PHL}.
 t_{en} is the same as t_{PLZ} and t_{PZH}.
 t_{dis} is the same as t_{PLZ} and t_{PHZ}.
 Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS

				Γ _A = +25°C	;	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage (Note 9)	$\begin{array}{c} V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{array}$		0.8 0.6		V
Volv	Dynamic LOW Valley Voltage (Note 9)	$\begin{array}{l} V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{array}$		-0.8 -0.6		V

^{9.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
CIN	Input Capacitance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}$	5.0	pF
Соит	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}$	6.0	pF
CPD	Power Dissipation Capacitance	Per flip-flop; V _I = GND	or V _{CC}	pF
	(Note 10)	V _{CC} = 1.65 V to 1.95 V	7.1	
		V _{CC} = 2.3 V to 2.7 V	10.3	
		V _{CC} = 3.0 V to 3.6 V	13.2	

^{10.} CPD is used to determine the dynamic power dissipation (PD in μW).


$${\rm P_D} = {\rm C_{PD}} \times {\rm V_{CC}}^2 \times {\rm fi} \times {\rm N} + \Sigma {\left({{\rm C_L} \times {\rm V_{CC}}^2 \times {\rm fo}} \right)}$$
 where: fi = input frequency in MHz; fo = output frequency in MHz ${\rm C_L}$ = output load capacitance in pF

 V_{CC} = supply voltage in Volts V_{CC} = supply voltage in Volts




WAVEFORM 1 - PROPAGATION DELAYS

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$



WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$




	V _{CC}						
Symbol	3.3 V \pm 0.3 V	2.7 V	V _{CC} < 2.7 V				
Vmi	1.5 V	1.5 V	V _{CC} /2				
Vmo	1.5 V	1.5 V	V _{CC} /2				
V _{HZ}	V _{OL} + 0.3 V	V _{OL} + 0.3 V	V _{OL} + 0.15 V				
V_{LZ}	V _{OH} – 0.3 V	V _{OH} – 0.3 V	V _{OH} – 015 V				

WAVEFORM 3 – LE to On PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1 MHz; $t_W = 500$ ns except when noted

Figure 3. AC Waveforms



 $^{C}_{L}$ includes jig and probe capacitance R_{T} = Z_{OUT} of pulse generator (typically 50 $\Omega)$ R_{1} = R_{L}

Supply Voltage	Inp	out	Lo	ad	VEXT		
V _{CC} (V)	VI	t _r , t _f	CL	R_L	tPLH, tPHL	tPLZ, tPZL	tPHZ, tPZH
1.2	V _{CC}	≤ 2 ns	30 pF	1 kΩ	Open	2 x V _{CC}	GND
1.65 – 1.95	V _{CC}	≤ 2 ns	30 pF	1 kΩ	Open	2 x V _{CC}	GND
2.3 – 2.7	V _{CC}	≤ 2 ns	30 pF	500 Ω	Open	2 x V _{CC}	GND
2.7	2.7 V	≤ 2.5 ns	50 pF	500 Ω	Open	2 x V _{CC}	GND
3.0 – 3.6	2.7 V	≤ 2.5 ns	50 pF	500 Ω	Open	2 x V _{CC}	GND

Figure 4. Test Circuit


ORDERING INFORMATION

Device	Package	Shipping [†]		
74LVC573ADTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSSOP-20 **DT SUFFIX** CASE 948E-02 **ISSUE C**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.


 4. DIMENSION R DOES NOT INCLUDE
 - SIDE.

 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER CIPE.
 - SHALL NOT EXCEED 0.20 (0.016). SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 - 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252 BSC		
M	0°	8°	0°	8°	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding t

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Latches category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

ML4875CS-5 401639B 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 5962-8863901RA 5962-88639012A NLV14042BDR2G M22W-1333-21/3/45-90-02 (NI 2.L18.001-21 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 MM74HC373WM MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 MIC58P01YV 74AHCT573D.112 74LCX16373MTDX CQ/A-M22X1,5-45-16 CQ/A-M22X1,5-45-18 CQ/A-M22X1,5-45-20 CQ/A-M22X1,5-45-24 CQ/A-M22X1,5-45-30 CQT/A-32-18 AE-V0 CQT/A-32 20-AE-V0 CY54FCT841ATDMB TPIC6B273DWRG4 Z-2106-25001-22 2.904.005 2.904.006 2.904.008 TC74HC573APF 74HC373DB.112 74HCT373D.652 HEF4043BT.652