

Is Now Part of



## **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese

January 1999 Revised June 2005

## 74LVX161284 Low Voltage IEEE 161284 Translating Transceiver

## **General Description**

FAIRCHILD

SEMICONDUCTOR TM

The LVX161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm$  14 mA) and are connected to a separate power supply pin (V<sub>CC</sub>-cable) to allow these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V<sub>CC</sub>-cable supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the  $A_1-A_8/B_1-B_8$  transceiver pins.

### Features

- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices

## **Ordering Code**


Order Number	Package Number	Package Description
74LVX161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVX161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

#### **Connection Diagram** DIR HD 48 Α9 Yg Y<sub>10</sub> A<sub>10</sub> 46 A11 - A12 -45 44 Y<sub>11</sub> $\begin{array}{c} & \stackrel{\tau_{12}}{\underset{\scriptstyle \downarrow}{\overset{\scriptstyle }}} \\ & \stackrel{\tau_{13}}{\underset{\scriptstyle \downarrow}{\overset{\scriptstyle }}} \\ & \stackrel{V_{CC..cable}}{\underset{\scriptstyle B_1}{\overset{\scriptstyle }}} \\ & \stackrel{B_2}{\underset{\scriptstyle GND}{\overset{\scriptstyle }}} \\ \\ & \stackrel{g_{\eta}}{\underset{\scriptstyle }} \end{array}$ Y12 43 42 A13 V<sub>CC</sub> A1 A2 41 40 GND 39 ---- 83 --- 84 38 37 A3 A4 A5 A6 11 12 13 14 B5 B6 GND B7 36 35 GND A7 A8 15 16 17 18 19 34 33 32 31 30 Β, cable V<sub>CC</sub> PLH C14 C15 C16 C17 PLHin 20 21 29 28 A<sub>14</sub> A<sub>15</sub> A16 A17 22 27 23 26 HLE 24 25 HLHin

## **Pin Descriptions**

Pin Names	Description				
HD	High Drive Enable Input (Active HIGH)				
DIR	Direction Control Input				
A <sub>1</sub> –A <sub>8</sub>	Inputs or Outputs				
В <sub>1</sub> –В <sub>8</sub>	Inputs or Outputs				
A <sub>9</sub> –A <sub>13</sub>	Inputs				
Y <sub>9</sub> –Y <sub>13</sub>	Outputs				
A <sub>14</sub> –A <sub>17</sub>	Outputs				
C <sub>14</sub> –C <sub>17</sub>	Inputs				
PLH <sub>IN</sub>	Peripheral Logic HIGH Input				
PLH	Peripheral Logic HIGH Output				
HLH <sub>IN</sub>	Host Logic HIGH Input				
HLH	Host Logic HIGH Output				
	•				



2

Absolute Maximum Rati	ngs(Note 3)	Recommended Operating			
Supply Voltage		Conditions			
V <sub>cc</sub>	-0.5V to +4.6V	Supply Voltage			
V <sub>CC—Cable</sub>	-0.5V to +7.0V	V <sub>CC</sub>	3.0V to 3.6V		
$V_{CC-Cable}$ Must Be $\geq V_{CC}$		V <sub>CC</sub> —Cable	3.0V to 5.5V		
Input Voltage (VI)—(Note 4)		DC Input Voltage (V <sub>1</sub> )	0V to V <sub>CC</sub>		
A <sub>1</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , DIR, HD	-0.5V to V <sub>CC</sub> + 0.5V	Open Drain Voltage (V <sub>O</sub> )	0V to 5.5V		
B <sub>1</sub> –B <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	-0.5V to +5.5V (DC)	Operating Temperature $(T_{\Delta})$	–40°C to +85°C		
B <sub>1</sub> –B <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	-2.0V to +7.0V*				
	*40 ns Transient				
Output Voltage (V <sub>O</sub> )					
A <sub>1</sub> -A <sub>8</sub> , A <sub>14</sub> -A <sub>17</sub> , HLH	-0.5V to V <sub>CC</sub> +0.5V				
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-0.5V to +5.5V (DC)				
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-2.0V to +7.0V*				
	*40 ns Transient				
DC Output Current (I <sub>O</sub> )					
A <sub>1</sub> –A <sub>8</sub> , HLH	±25 mA				
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub>	±50 mA				
PLH (Output LOW)	84 mA				
PLH (Output HIGH)	–50 mA				
Input Diode Current (I <sub>IK</sub> )—(Note 4) DIR, HD, $A_9$ – $A_{13}$ , PLH, HLH, $C_{14}$ – $C_{17}$	–20 mA				
Output Diode Current (I <sub>OK</sub> )					
A <sub>1</sub> -A <sub>8</sub> , A <sub>14</sub> -A <sub>17</sub> , HLH	±50 mA				
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	–50 mA	Note 3: Absolute maximum ratings are values beyond	d which the device		
DC Continuous V <sub>CC</sub> or Ground		may be damaged or have its useful life impaired. Fairch			
Current	±200 mA	mend operation outside the databook specifications.	protoct inputs		
Storage Temperature	-65°C to +150°C	Note 4: Either voltage limit or current limit is sufficient to	protect inputs.		
ESD (HBM) Last Passing Voltage	2000V				

## **DC Electrical Characteristics**

			.,		$\mathbf{T}_{\mathbf{A}} = 0^{\circ}\mathbf{C}$	$T_A = -40^{\circ}C$		
Symbol	Parameter		V <sub>CC</sub> (V)	V <sub>CC—Cable</sub> (V)	to +70°C	to +85°C	Units	Conditions
		(-)	(-)	Guaranteed Limits				
V <sub>IK</sub>	Input Clamp		3.0	3.0	-1.2	-1.2	V	I <sub>i</sub> = -18 mA
	Diode Voltage							
VIH	Minimum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	2.0	2.0		
	HIGH Level	C <sub>n</sub>	3.0-3.6	3.0-5.5	2.3	2.3	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	2.6	2.6		
VIL	Maximum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	0.8	0.8		
	LOW Level	C <sub>n</sub>	3.0-3.6	3.0-5.5	0.8	0.8	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	1.6	1.6		
$\Delta V_T$	Minimum Input	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.3	5.0	0.4	0.4		V <sub>T</sub> <sup>+</sup> –V <sub>T</sub>
	Hysteresis	C <sub>n</sub>	3.3	5.0	0.8	0.8	V	$V_T^+ - V_T^-$
		HLH <sub>IN</sub>	3.3	5.0	0.2	0.2		$V_{T}^{+} - V_{T}^{-}$
V <sub>ОН</sub>	Minimum HIGH	A <sub>n</sub> , HLH	3.0	3.0	2.8	2.8		I <sub>OH</sub> = -50 μA
	Level Output		3.0	3.0	2.4	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	2.0	2.0	V	$I_{OH} = -14 \text{ mA}$
		B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	2.23	2.23		$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1	3.1	1	$I_{OH} = -500 \ \mu A$

# 74LVX161284

R <sub>D</sub>	Pa Maximum LOW Level Output Voltage Maximum Output Impedance Minimum Output Impedance Maximum Pull-Up Resistance	A <sub>n</sub> , HLH B <sub>n</sub> , Y <sub>n</sub> B <sub>n</sub> , Y <sub>n</sub> PLH PLH B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	V <sub>CC</sub> (V)   3.0   3.0   3.0   3.0   3.0   3.0   3.0   3.0   3.0   3.0   3.3   3.3   3.3	V <sub>CC-Cable</sub> (V) 3.0 3.0 4.5 3.0 4.5 3.0 4.5 3.3 5.0	T <sub>A</sub> = 0°C to +70°C Guarantu 0.2 0.4 0.8 0.77 0.85 0.8 60 55	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	Vnits	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 14 \text{ m/}$ $I_{OL} = 14 \text{ m/}$ $I_{OL} = 84 \text{ m/}$
R <sub>D</sub>	Level Output Voltage Maximum Output Impedance Minimum Output Impedance Maximum Pull-Up	B <sub>n</sub> , Y <sub>n</sub> B <sub>n</sub> , Y <sub>n</sub> PLH PLH B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.3 3.3	3.0 3.0 3.0 4.5 3.0 4.5 3.0 4.5 3.3	0.2 0.4 0.8 0.77 0.85 0.8 60	0.2 0.4 0.8 0.77 0.95 0.9 60	- V	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 14 \text{ mA}$ $I_{OL} = 14 \text{ mA}$ $I_{OL} = 84 \text{ mA}$
R <sub>D</sub>	Level Output Voltage Maximum Output Impedance Minimum Output Impedance Maximum Pull-Up	B <sub>n</sub> , Y <sub>n</sub> B <sub>n</sub> , Y <sub>n</sub> PLH PLH B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.0 3.0 3.0 3.0 3.0 3.3 3.3 3.3 3.3	3.0 3.0 4.5 3.0 4.5 3.3	0.4 0.8 0.77 0.85 0.8 60	0.4 0.8 0.77 0.95 0.9 60	- V	I <sub>OL</sub> = 14 m/ I <sub>OL</sub> = 14 m/ I <sub>OL</sub> = 84 m/
R <sub>D</sub>	Voltage Maximum Output Impedance Minimum Output Impedance Maximum Pull-Up	B <sub>n</sub> , Y <sub>n</sub> PLH PLH B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.0 3.0 3.0 3.0 3.3 3.3 3.3 3.3	3.0 4.5 3.0 4.5 3.3	0.8 0.77 0.85 0.8 60	0.8 0.77 0.95 0.9 60	- V	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 14 \text{ mA}$ $I_{OL} = 14 \text{ mA}$ $I_{OL} = 84 \text{ mA}$ $I_{OL} = 84 \text{ mA}$
R <sub>D</sub>	Maximum Output Impedance Minimum Output Impedance Maximum Pull-Up	B <sub>n</sub> , Y <sub>n</sub> PLH PLH B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.0 3.0 3.0 3.3 3.3 3.3 3.3	4.5 3.0 4.5 3.3	0.77 0.85 0.8 60	0.77 0.95 0.9 60	_ v	I <sub>OL</sub> = 14 mA I <sub>OL</sub> = 84 mA
R <sub>P</sub>	Impedance Minimum Output Impedance Maximum Pull-Up	PLH PLH B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.0 3.0 3.3 3.3 3.3	3.0 4.5 3.3	0.85 0.8 60	0.95 0.9 60		$I_{OL} = 84 \text{ mA}$
R <sub>P</sub>	Impedance Minimum Output Impedance Maximum Pull-Up	PLH B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.0 3.3 3.3 3.3 3.3	4.5 3.3	0.8	0.9 60	-	
R <sub>P</sub>	Impedance Minimum Output Impedance Maximum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3 3.3 3.3	3.3	60	60		I <sub>OL</sub> = 84 mA
R <sub>P</sub>	Impedance Minimum Output Impedance Maximum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3 3.3					
R <sub>P</sub>	Minimum Output Impedance Maximum Pull-Up		3.3	5.0	55	55		(NI-1- E)(NI-
R <sub>P</sub>	Impedance Maximum Pull-Up				00	35	0	(Note 5)(No
R <sub>P</sub>	Maximum Pull-Up	B1-B0, Y0-Y40		3.3	30	30	Ω	
		B <sub>4</sub> -B <sub>8</sub> , Y <sub>0</sub> -Y <sub>40</sub>	3.3	5.0	35	35		(Note 5)(No
	Resistance	1 - 1 - 07 - 9 - 13.	3.3	3.3	1650	1650	_	
		C <sub>14</sub> -C <sub>17</sub>	3.3	5.0	1650	1650	Ω	
	Minimum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	1150	1150		
	Resistance	C <sub>14</sub> -C <sub>17</sub>	3.3	5.0	1150	1150	Ω	
IIH	Maximum Input	A <sub>9</sub> –A <sub>13</sub> , PLH <sub>IN</sub> ,	3.6	3.6	1.0	1.0		V <sub>I</sub> = 3.6V
	Current in	HD, DIR, HLH <sub>IN</sub>						
	HIGH State	C <sub>14</sub> -C <sub>17</sub>	3.6	3.6	50.0	50.0	μA	V <sub>I</sub> = 3.6V
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	100	100		V <sub>I</sub> = 5.5V
Ι <sub>ΙL</sub>	Maximum Input	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> ,	3.6	3.6	-1.0	-1.0	μA	$V_{I} = 0.0V$
	Current in	HD, DIR, HLH <sub>IN</sub>						· ·
	LOW State	C <sub>14</sub> -C <sub>17</sub>	3.6	3.6	-3.5	-3.5	mA	$V_{I} = 0.0V$
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	-5.0	-5.0		$V_{1} = 0.0V$
I <sub>OZH</sub>	Maximum Output	A <sub>1</sub> -A <sub>8</sub>	3.6	3.6	20	20	μA	$V_0 = 3.6V$
0211	Disable Current	B <sub>1</sub> -B <sub>8</sub>	3.6	3.6	50	50		V <sub>O</sub> = 3.6V
	(HIGH)	B <sub>1</sub> -B <sub>8</sub>	3.6	5.5	100	100	μA	$V_0 = 5.5V$
	Maximum	A <sub>1</sub> -A <sub>8</sub>	3.6	3.6	-20	-20	μA	$V_0 = 0.0V$
	Output Disable	B <sub>1</sub> -B <sub>8</sub>	3.6	3.6	-3.5	-3.5	mA	.0
	Current (LOW)	B <sub>1</sub> -B <sub>8</sub>	3.6	5.5	-5.0	-5.0	mA	
	Power Down	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> ,	0.0	0.0	0.0	0.0		
011	Output Leakage	PLH	0.0	0.0	100	100	μA	$V_0 = 5.5V$
	Power Down			+				
011	Input Leakage	C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	0.0	0.0	100	100	μA	$V_{I} = 5.5V$
	Power Down						-	
011 100	Leakage to V <sub>CC</sub>		0.0	0.0	250	250	μA	(Note 6)
	Power Down Leakage			+		+	1	+
011 1002	to V <sub>CC-Cable</sub>		0.0	0.0	250	250	μA	(Note 6)

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to  $V_{CC}$  or  $V_{CC-Cable}$  is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH, C<sub>14</sub>-C<sub>17</sub> and HLH<sub>IN</sub>) to 5.5V and measuring the resulting I<sub>CC</sub> or I<sub>CC-Cable</sub>.

Note 7: This parameter is guaranteed but not tested, characterized only.

		$T_A = 0°C$	to +70°C	T <sub>A</sub> = -40°0	C to +85°C		
Symbol		V <sub>CC</sub> = 3.	0V–3.6V	V <sub>CC</sub> = 3.	Units	Figure Number	
	Parameter	V <sub>CC—Cable</sub> =	= 3.0V–5.5V	V <sub>CC—Cable</sub>			
		Min	Max	Min	Max		
t <sub>PHL</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 1
PLH	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 2
PHL	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PHL</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PHL</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
tSKEW	LH-LH or HL-HL		10.0		12.0	ns	(Note 9)
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 1
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PHZ</sub>	Output Disable Time	2.0	15.0	2.0	18.0		Figure
t <sub>PLZ</sub>	DIR to A1-A8	2.0	15.0	2.0	18.0	ns	
t <sub>PZH</sub>	Output Enable Time	2.0	50.0	2.0	50.0		Einen (
t <sub>PZL</sub>	DIR to A1-A8	2.0	50.0	2.0	50.0	ns	Figure 8
t <sub>PHZ</sub>	Output Disable Time	2.0	50.0	2.0	50.0		Figure
t <sub>PLZ</sub>	DIR to B <sub>1</sub> -B <sub>8</sub>	2.0	50.0	2.0	50.0	ns	
t <sub>pEN</sub>	Output Enable Time	2.0	25.0	2.0	28.0	ns	Figure 2
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	25.0	2.0	28.0		
t <sub>pDIS</sub>	Output Disable Time	2.0	25.0	2.0	28.0		Figure (
	HD to B1-B8, Y9-Y13	2.0	25.0	2.0	28.0	ns	Figure 2
t <sub>pEN</sub> -t <sub>pDIS</sub>	Output Enable-		10.0		12.0	ns	
	Output Disable						
t <sub>SLEW</sub>	Output Slew Rate						1
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	0.05	0.40	V/ns	Figure 5
t <sub>PHL</sub>		0.05	0.40	0.05	0.40		Figure 4
t <sub>r</sub> , t <sub>f</sub>	t <sub>RISE</sub> and t <sub>FALL</sub>		120		120		Figure 6
	B <sub>1</sub> -B <sub>8</sub> (Note 8),		120		120	ns	(Note 10
	Y <sub>9</sub> -Y <sub>13</sub> (Note 8)						1

#### Note 8: Open Drain

Note 9:  $t_{SKEW}$  is measured for common edge output transitions and compares the measured propagation delay for a given path type:

(i)  $\mathsf{A}_1\text{-}\mathsf{A}_8$  to  $\mathsf{B}_1\text{-}\mathsf{B}_8,\,\mathsf{A}_9\text{-}\mathsf{A}_{13}$  to  $\mathsf{Y}_9\text{-}\mathsf{Y}_{13}$ 

(ii)  $B_1 - B_8$  to  $A_1 - A_8$ 


(iii) C<sub>14</sub>-C<sub>17</sub> to A<sub>14</sub>-A<sub>17</sub>

Note 10: This parameter is guaranteed but not tested, characterized only.


## Capacitance


Symbol	Parameter	Тур	Units	Conditions			
C <sub>IN</sub>	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, A <sub>9</sub> –A <sub>13</sub> , C <sub>14</sub> –C <sub>17</sub> , PLH <sub>IN</sub> and HLH <sub>IN</sub> )			
C <sub>I/O</sub> (Note 11)	I/O Pin Capacitance	5	pF	$V_{CC} = 3.3V$			


Note 11:  $C_{I/O}$  is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012




6








74LVX161284





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

NLSX4373DMR2G NLSX5012MUTAG NLSX0102FCT2G NLSX4302EBMUTCG PCA9306FMUTAG MC100EPT622MNG NLSX5011MUTCG NLV9306USG NLVSX4014MUTAG NLSV4T3144MUTAG NLVSX4373MUTAG NB3U23CMNTAG MAX3371ELT+T NLSX3013BFCT1G NLV7WBD3125USG NLSX3012DMR2G 74AVCH1T45FZ4-7 NLVSV1T244MUTBG 74AVC1T45GS-Q100H CLVC16T245MDGGREP MC10H124FNG CAVCB164245MDGGREP CD40109BPWR MC10H350FNG MC10H125FNG MC100EPT21MNR4G MC100EP91DWG NLSX3018MUTAG NLSV2T244MUTAG NLSX3013FCT1G NLSX5011AMX1TCG PCA9306USG SN74GTL1655DGGR SN74AVCA406LZQSR NLSX4014DTR2G NLSX3018DTR2G LTC1045CSW#PBF LTC1045CN#PBF SY100EL92ZG 74AXP1T34GMH 74AXP1T34GNH LSF0204DPWR PI4ULS3V204LE ADG3245BRUZ-REEL7 ADG3123BRUZ ADG3245BRUZ ADG3246BCPZ ADG3308BCPZ-REEL ADG3233BRJZ-REEL7 ADG3233BRMZ