

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## 74VCX00

## Low Voltage Quad 2－Input NAND Gate with 3．6V Tolerant Inputs and Outputs

## Features

■ 1.2 V to $3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ supply operation
■ 3．6V tolerant inputs and outputs
－$t_{\text {PD }}$
-2.8 ns max．for 3.0 V to $3.6 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$
■ Power－off high impedance inputs and outputs
■ Static Drive（ $\mathrm{IOH}_{\mathrm{OH}} / \mathrm{l}_{\mathrm{OL}}$ ）
－$\pm 24 \mathrm{~mA} @ 3.0 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$
■ Uses proprietary noise／EMI reduction circuitry
■ Latchup performance exceeds JEDEC 78 conditions
■ ESD performance：
－Human body model＞2000V
－Machine model＞250V
■ Leadless DQFN package

## General Description

The VCXOO contains four 2－input NAND gates．This product is designed for low voltage $(1.2 \mathrm{~V}$ to 3.6 V$) \mathrm{V}_{\mathrm{CC}}$ applications with I／O compatibility up to 3.6 V ．

The VCXOO is fabricated with an advanced CMOS technology to achieve high－speed operation while main－ taining low CMOS power dissipation．

## Ordering Information

| Order Number | Package <br> Number | Package Description |
| :--- | :---: | :--- |
| 74VCX00M | M14A | 14－Lead Small Outline Integrated Circuit（SOIC），JEDEC MS－012，0．150＂ <br> Narrow |
| 74VCX00BQX ${ }^{(1)}$ | MLP14A | 14－Terminal Depopulated Quad Very－Thin Flat Pack No Leads（DQFN）， <br> JEDEC MO－241，2．5 x 3．0mm |
| 74VCX00MTC | MTC14 | 14－Lead Thin Shrink Small Outline Package（TSSOP），JEDEC MO－153， <br> 4．4mm Wide |

## Note：

1．DQFN package available in Tape and Reel only．
Device also available in Tape and Reel．Specify by appending suffix letter＂$X$＂to the ordering number．
All packages are lead free per JEDEC：J－STD－020B standard．

## Connection Diagrams

Pin Assignments for SOIC and TSSOP


Pad Assignments for DQFN


## Pin Description

| Pin Names | Description |
| :--- | :--- |
| $A_{n}, B_{n}$ | Inputs |
| $\overline{\mathrm{O}}_{n}$ | Outputs |
| DAP | No Connect |

Note: DAP (Die Attach Pad)

Logic Symbol


## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 V to +4.6 V |
| $V_{1}$ | DC Input Voltage | -0.5 V to 4.6 V |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage HIGH or LOW State ${ }^{(2)}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | -0.5 V to 4.6 V |
| $\mathrm{I}_{\text {IK }}$ | DC Input Diode Current, $\mathrm{V}_{\mathrm{I}}<0 \mathrm{~V}$ | -50mA |
| $\mathrm{I}_{\text {OK }}$ | DC Output Diode Current $\mathrm{V}_{\mathrm{O}}<0 \mathrm{~V}$ | -50mA |
|  | $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ | $+50 \mathrm{~mA}$ |
| $\mathrm{IOH} / \mathrm{IOL}$ | DC Output Source/Sink Current | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {CC }}$ or GND | DC V ${ }_{\text {CC }}$ or Gound Current per Supply Pin | $\pm 100 \mathrm{~mA}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

## Note:

2. $\mathrm{I}_{\mathrm{O}}$ Absolute Maximum Rating must be observed.

## Recommended Operating Conditions ${ }^{(3)}$

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Operating | 1.2 V to 3.6 V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.3 V to 3.6 V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage, HIGH or LOW State | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{I}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OL}}$ | Output Current <br>  $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 3.6 V | $\pm 24 \mathrm{~mA}$ |
|  | $\mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | $\pm 18 \mathrm{~mA}$ |
|  | $\mathrm{~V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 2.3 V | $\pm 6 \mathrm{~mA}$ |
|  | $\mathrm{~V}_{\mathrm{CC}}=1.4 \mathrm{~V}$ to 1.6 V | $\pm 2 \mathrm{~mA}$ |
|  | $\mathrm{~V}_{\mathrm{CC}}=1.2 \mathrm{~V}$ | $\pm 100 \mu \mathrm{~A}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Free Air Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Minimum Input Edge Rate, $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ to $2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ | $10 \mathrm{~ns} / \mathrm{V}$ |

## Note:

3. Floating or unused inputs must be held HIGH or LOW

DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage | 2.7-3.6 |  | 2.0 |  | V |
|  |  | 2.3-2.7 |  | 1.6 |  |  |
|  |  | 1.65-2.3 |  | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | 1.4-1.6 |  | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
|  |  | 1.2 |  | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW Level Input Voltage | 2.7-3.6 |  |  | 0.8 | V |
|  |  | 2.3-2.7 |  |  | 0.7 |  |
|  |  | 1.65-2.3 |  |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | 1.4-1.6 |  |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | 1.2 |  |  | $0.05 \times \mathrm{V}_{\text {CC }}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | 2.7-3.6 | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | 2.7 | $\mathrm{IOH}=-12 \mathrm{~mA}$ | 2.2 |  |  |
|  |  | 3.0 | $\mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 2.4 |  |  |
|  |  | 3.0 | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 2.2 |  |  |
|  |  | 2.3-2.7 | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  |
|  |  | 2.3 | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.0 |  |  |
|  |  | 2.3 | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 1.8 |  |  |
|  |  | 2.3 | $\mathrm{I}_{\mathrm{OH}}=-18 \mathrm{~mA}$ | 1.7 |  |  |
|  |  | 1.65-2.3 | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  |
|  |  | 1.65 | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 1.25 |  |  |
|  |  | 1.4-1.6 | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  |
|  |  | 1.4 | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 1.05 |  |  |
|  |  | 1.2 | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW Level Output Voltage | 2.7-3.6 | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
|  |  | 2.7 | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.4 |  |
|  |  | 3.0 | $\mathrm{I}_{\mathrm{OL}}=18 \mathrm{~mA}$ |  | 0.4 |  |
|  |  | 3.0 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 0.55 |  |
|  |  | 2.3-2.7 | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.2 |  |
|  |  | 2.3 | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.4 |  |
|  |  | 2.3 | $\mathrm{I}_{\mathrm{OL}}=18 \mathrm{~mA}$ |  | 0.6 |  |
|  |  | 1.65-2.3 | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.2 |  |
|  |  | 1.65 | $\mathrm{IOL}=6 \mathrm{~mA}$ |  | 0.3 |  |
|  |  | 1.4-1.6 | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.2 |  |
|  |  | 1.4 | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  | 0.35 |  |
|  |  | 1.2 | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.05 |  |
| 1 | Input Leakage Current | 1.4-3.6 | $0 \leq \mathrm{V}_{1} \leq 3.6 \mathrm{~V}$ |  | $\pm 5.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | 3-STATE Output Leakage | 1.4-3.6 | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{O}} \leq 3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOFF | Power-OFF Leakage Current | 0 | $0 \leq\left(\mathrm{V}_{\mathrm{l}}, \mathrm{V}_{\mathrm{O}}\right) \leq 3.6 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | 1.4-3.6 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}} \leq\left(\mathrm{V}_{\mathrm{V}}, \mathrm{V}_{\mathrm{O}}\right) \leq 3.6 \mathrm{~V}^{(4)}$ |  | $\pm 20$ |  |
| $\Delta_{\text {l }}$ | Increase in $\mathrm{I}_{\text {CC }}$ per Input | 2.7-3.6 | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ |  | 750 | $\mu \mathrm{A}$ |

## Note:

4. Outputs disabled or 3-STATE only.

AC Electrical Characteristics ${ }^{(5)}$

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Conditions | $\begin{aligned} \mathrm{T}_{\mathrm{A}}= & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |  | Units | Figure Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| $\mathrm{t}_{\text {PHL }}, \mathrm{t}_{\text {PLH }}$ | Propagation Delay | $3.3 \pm 0.3$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ | 0.6 | 2.8 | ns | Fig. 1 |
|  |  | $2.5 \pm 0.2$ |  | 0.8 | 3.7 |  | Fig. 2 |
|  |  | $1.8 \pm 0.15$ |  | 1.0 | 7.4 |  |  |
|  |  | $1.5 \pm 0.1$ | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 1.0 | 14.8 |  | Fig. 3 |
|  |  | 1.2 |  | 1.5 | 37.0 |  | Fig. 4 |
| $\mathrm{t}_{\text {OSHL }}, \mathrm{t}_{\text {OSLH }}$ | Output to Output Skew ${ }^{(6)}$ | $3.3 \pm 0.3$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ |  | 0.5 | ns |  |
|  |  | $2.5 \pm 0.2$ |  |  | 0.5 |  |  |
|  |  | $1.8 \pm 0.15$ |  |  | 0.75 |  |  |
|  |  | $1.5 \pm 0.1$ | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | 1.5 |  |  |
|  |  | 1.2 |  |  | 1.5 |  |  |

## Note:

5. For $C_{L}=50 p F$, add approximately 300 ps to the $A C$ Maximum specification.
6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ) or LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ).

Dynamic Switching Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typical |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Dynamic Peak $\mathrm{V}_{\mathrm{OL}}$ | 1.8 | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | 0.25 | V |
|  |  | 2.5 |  | 0.6 |  |
|  |  | 3.3 |  | 0.8 |  |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\mathrm{OL}}$ | 1.8 | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | -0.25 | V |
|  |  | 2.5 |  | -0.6 |  |
|  |  | 3.3 |  | -0.8 |  |
| $\mathrm{V}_{\mathrm{OHV}}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\mathrm{OH}}$ | 1.8 | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | 1.5 | V |
|  |  | 2.5 |  | 1.9 |  |
|  |  | 3.3 |  | 2.2 |  |

## Capacitance

| Symbol | Parameter | Conditions | $\mathbf{T}_{\mathbf{A}}=\mathbf{+ 2 5}{ }^{\circ} \mathbf{C}$ |  |
| :---: | :--- | :--- | :---: | :---: |
|  | Typical | Units |  |  |
|  | Input Capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V | 6 | pF |
|  | Output Capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ or 3.3 V | 7 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation <br> Capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{f}=10 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ <br> or 3.3 V | 20 | pF |

AC Loading and Waveforms $\left(V_{C C} 3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}\right.$ to $\left.1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}\right)$


| Test | Switch |
| :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |

Figure 1. AC Test Circuit


| Symbol | $\mathrm{V}_{\mathrm{CC}}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{3 . 3 V} \pm \mathbf{0 . 3 V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ | $\mathbf{1 . 8 V} \pm \mathbf{0 . 1 5 V}$ |
|  | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $\mathrm{~V}_{\mathrm{Cc}} / 2$ |
| $\mathrm{~V}_{\mathrm{mo}}$ | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ | $\mathrm{~V}_{\mathrm{CC}} / 2$ |

Figure 2. Waveform for Inverting and Non-inverting Functions

AC Loading and Waveforms ( $\mathrm{V}_{\mathrm{CC}} 1.5 \pm 0.1 \mathrm{~V}$ to 1.2 V )

$t_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$
$t_{\text {PZH }}, t_{\text {PHZ }}$
$t_{\text {PZL }}$, P PLZ

Figure 4. Waveform for Inverting and Non-Inverting Functions

## Tape and Reel Specification

## Tape Format for DQFN

| Package Designator | Tape Section | Number of Cavities | Cavity Status | Cover Tape Status |
| :---: | :---: | :---: | :---: | :---: |
| BQX | Leader (Start End) | 125 (Typ.) | Empty | Sealed |
|  | Carrier | 3000 | Filled | Sealed |
|  | Trailer (Hub End) | 75 (Typ.) | Empty | Sealed |

Tape Dimensions inches (millimeters)


NOTES: unless otherwise specified

1. Cummulative pitch for feeding holes and cavities (chip pockets) not to exceed $0.008[0.20]$ over 10 pitch span.
2. Smallest allowable bending radius.
3. Thru hole inside cavity is centered within cavity.
4. Tolerance is $\pm 0.002[0.05]$ for these dimensions on all 12 mm tapes.

5 . Ao and Bo measured on a plane $0.120[0.30$ ] above the bottom of the pocket.
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
8. Controlling dimension is millimeter. Diemension in inches rounded.

Reel Dimensions inches (millimeters)


| Tape Size | A | B | C | D | N | W1 | W2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 mm | $13.0(330.0)$ | $0.059(1.50)$ | $0.512(13.00)$ | $0.795(20.20)$ | $2.165(55.00)$ | $0.488(12.4)$ | $0.724(18.4)$ |



## NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 2009.

E. LANDPATTERN STANDARD: SOP65P640X110-14M.
F. DRAWING FILE NAME: MKT-MTC14rev7.



## RECOMMENDED LAND PATTERN



NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
E. DRAWING FILENAME: MKT-MLP14Arev2.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Logic Gates category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
74HC85N NLU1G32AMUTCG CD4068BE NL17SG32P5T5G NL17SG86DFT2G NLV14001UBDR2G NLX1G11AMUTCG
NLX1G97MUTCG 74LS38 74LVC32ADTR2G MC74HCT20ADTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G NLV74HC02ADR2G
74HC32S14-13 74LS133 74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 NLV74HC08ADTR2G
NLV74HC14ADR2G NLV74HC20ADR2G NLX2G86MUTCG 5962-8973601DA 74LVC2G02HD4-7 NLU1G00AMUTCG
74LVC2G32RA3-7 74LVC2G00HD4-7 NL17SG02P5T5G 74LVC2G00HK3-7 74LVC2G86HK3-7 NLX1G99DMUTWG NLVVHC1G00DFT2G NLVHC1G08DFT2G NLV7SZ57DFT2G NLV74VHC04DTR2G NLV27WZ86USG NLV27WZ00USG

NLU1G86CMUTCG NLU1G08CMUTCG NL17SZ32P5T5G NL17SZ00P5T5G NL17SH02P5T5G 74AUP2G00RA3-7
NLV74HC02ADTR2G NLX1G332CMUTCG NL17SG86P5T5G NL17SZ05P5T5G NLV74VHC00DTR2G


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

