

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## 74VHC373

## Octal D－Type Latch with 3－STATE Outputs

## Features

■ High Speed： $\mathrm{t}_{\mathrm{PD}}=5.0 \mathrm{~ns}$（typ）＠ $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
■ High Noise Immunity： $\mathrm{V}_{\mathrm{NIH}}=\mathrm{V}_{\mathrm{NIL}}=28 \% \mathrm{~V}_{\mathrm{CC}}$（Min．）
－Power Down Protection is provided on all inputs
■ Low Noise： $\mathrm{V}_{\text {OLP }}=0.6 \mathrm{~V}$（Typ．）
■ Low Power Dissipation： $\mathrm{I}_{\mathrm{CC}}=4 \mu \mathrm{~A}(\mathrm{Max}) @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
■ Pin and Function Compatible with 74 HC 373

## General Description

The VHC373 is an advanced high speed CMOS octal D－type latch with 3－STATE output fabricated with silicon gate CMOS technology．It achieves the high speed oper－ ation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation．This 8 －bit D－type latch is controlled by a latch enable input（LE） and an output enable input（ $\overline{\mathrm{OE}}$ ）．The latches appear transparent to data when latch enable（LE）is HIGH． When LE is LOW，the data that meets the setup time is LATCHED．When the $\overline{\mathrm{OE}}$ input is HIGH，the eight outputs are in a high impedance state．

An input protection circuit ensures that 0 V to 7 V can be applied to the input pins without regard to the supply voltage．This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up．This circuit prevents device destruction due to mis－ matched supply and input voltages．

## Ordering Information

| Order Number | Package <br> Number | Package Description |
| :--- | :---: | :--- |
| 74VHC373M | M20B | 20－Lead Small Outline Integrated Circuit（SOIC），JEDEC MS－013，0．300＂Wide |
| 74VHC373SJ | M20D | 20－Lead Small Outline Package（SOP），EIAJ TYPE II，5．3mm Wide |
| 74VHC373MTC | MTC20 | 20－Lead Thin Shrink Small Outline Package（TSSOP），JEDEC MO－153，4．4mm <br> Wide |

Surface mount packages are also available on Tape and Reel．Specify by appending the suffix letter＂$X$＂to the ordering number．Pb－Free package per JEDEC J－STD－020B．

## Connection Diagram



Pin Descriptions

| Pin Names | Description |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| $L E$ | Latch Enable Input |
| $\overline{\mathrm{OE}}$ | Output Enable Input |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3－STATE Outputs |

Logic Symbol
IEEE/IEC


## Functional Description

The VHC373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the $D_{n}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its $D$ input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable ( $\overline{\mathrm{OE}}$ ) input. When $\overline{\mathrm{OE}}$ is LOW, the standard outputs are in the 2-state mode. When $\overline{\mathrm{OE}}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| LE | $\overline{\mathbf{O E}}$ | $\mathbf{D}_{\mathbf{n}}$ | $\mathbf{O}_{\mathbf{n}}$ |
| X | H | X | Z |
| H | L | L | L |
| H | L | H | H |
| L | L | X | $\mathrm{O}_{0}$ |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
Z = High Impedance
$\mathrm{X}=$ Immaterial
$\mathrm{O}_{0}=$ Previous $\mathrm{O}_{0}$ before HIGH-to-LOW transition of Latch Enable

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 V to +7.0 V |
| $\mathrm{~V}_{\text {IN }}$ | DC Input Voltage | -0.5 V to +7.0 V |
| $\mathrm{~V}_{\text {OUT }}$ | DC Output Voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{IK}}$ | Input Diode Current | -20 mA |
| $\mathrm{I}_{\text {OK }}$ | Output Diode Current | $\pm 20 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{OUT}}$ | DC Output Current | $\pm 25 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | DC $\mathrm{V}_{\mathrm{CC}} /$ GND Current | $\pm 75 \mathrm{~mA}$ |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (Soldering, 10 seconds) | $260^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions ${ }^{(1)}$

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 2.0 V to +5.5 V |
| $\mathrm{~V}_{\text {IN }}$ | Input Voltage | 0 V to +5.5 V |
| $\mathrm{~V}_{\mathrm{OUT}}$ | Output Voltage | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{T}_{\mathrm{OPR}}$ | Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time, |  |
|  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | $0 \mathrm{~ns} / \mathrm{V} \sim 100 \mathrm{~ns} / \mathrm{V}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | $0 \mathrm{~ns} / \mathrm{V} \sim 20 \mathrm{~ns} / \mathrm{V}$ |

## Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Conditions |  | $\mathrm{T}_{\mathrm{A}}=$ |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage | 2.0 |  |  | 1.50 |  |  | 1.50 |  | V |
|  |  | 3.0-5.5 |  |  | $0.7 \times \mathrm{V}_{\text {CC }}$ |  |  | $0.7 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage | 2.0 |  |  |  |  | 0.50 |  | 0.50 | V |
|  |  | 3.0-5.5 |  |  |  |  | $0.3 \times \mathrm{V}_{\mathrm{CC}}$ |  | $0.3 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level <br> Output <br> Voltage | 2.0 | $\left\lvert\, \begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \\ & \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}\right.$ | $\mathrm{IOH}=-50 \mu \mathrm{~A}$ | 1.9 | 2.0 |  | 1.9 |  | V |
|  |  | 3.0 |  |  | 2.9 | 3.0 |  | 2.9 |  |  |
|  |  | 4.5 |  |  | 4.4 | 4.5 |  | 4.4 |  |  |
|  |  | 3.0 |  | $\mathrm{l}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.58 |  |  | 2.48 |  |  |
|  |  | 4.5 |  | $\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 3.94 |  |  | 3.80 |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW Level Output Voltage | 2.0 | $\begin{array}{\|l} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \\ \text { or } \mathrm{V}_{\mathrm{IL}} \end{array}$ | $\mathrm{l}_{\mathrm{OL}}=50 \mu \mathrm{~A}$ |  | 0.0 | 0.1 |  | 0.1 | V |
|  |  | 3.0 |  |  |  | 0.0 | 0.1 |  | 0.1 |  |
|  |  | 4.5 |  |  |  | 0.0 | 0.1 |  | 0.1 |  |
|  |  | 3.0 |  | $\mathrm{I}_{\text {OL }}=4 \mathrm{~mA}$ |  |  | 0.36 |  | 0.44 |  |
|  |  | 4.5 |  | $\mathrm{I}_{\text {OL }}=8 \mathrm{~mA}$ |  |  | 0.36 |  | 0.44 |  |
| $\mathrm{I}_{0}$ | 3-STATE Output Off-State Current | 5.5 | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} ; \\ & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D \end{aligned}$ |  |  |  | $\pm 0.25$ |  | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Input Leakage Current | 0-5.5 | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ or GND |  |  |  | $\pm 0.1$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| ${ }^{\text {cc }}$ | Quiescent Supply Current | 5.5 | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}$ |  |  |  | 4.0 |  | 40.0 | $\mu \mathrm{A}$ |

Noise Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}$ (V) | Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Limits |  |
| $\mathrm{V}_{\text {OLP }}{ }^{(2)}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0.6 | 0.9 | V |
| $\mathrm{V}_{\text {OLV }}{ }^{(2)}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | -0.6 | -0.9 | V |
| $\mathrm{V}_{\mathrm{HHD}}{ }^{(2)}$ | Minimum HIGH Level Dynamic Input Voltage | 5.0 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 3.5 | V |
| $\mathrm{V}_{\text {ILD }}{ }^{(2)}$ | Maximum LOW Level Dynamic Input Voltage | 5.0 | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 1.5 | V |

## Note:

2. Parameter guaranteed by design.

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} \mathrm{T}_{\mathrm{A}}= & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time (LE to $\mathrm{O}_{\mathrm{n}}$ ) | $3.3 \pm 0.3$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 7.0 | 11.0 | 1.0 | 13.0 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 9.5 | 14.5 | 1.0 | 16.5 |  |
|  |  | $5.0 \pm 0.5$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 4.9 | 7.2 | 1.0 | 8.5 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.4 | 9.2 | 1.0 | 10.5 |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time ( D to $\mathrm{O}_{\mathrm{n}}$ ) | $3.3 \pm 0.3$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 7.3 | 11.4 | 1.0 | 13.5 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 9.8 | 14.9 | 1.0 | 17.0 |  |
|  |  | $5.0 \pm 0.5$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5.0 | 7.2 | 1.0 | 8.5 |  |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.5 | 9.2 | 1.0 | 10.5 |  |
| $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PZH }}$ | 3-STATE Output Enable Time | $3.3 \pm 0.3$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 7.3 | 11.4 | 1.0 | 13.5 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 9.8 | 14.9 | 1.0 | 17.0 |  |
|  |  | $5.0 \pm 0.5$ |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 5.5 | 8.1 | 1.0 | 9.5 | ns |
|  |  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 7.0 | 10.1 | 1.0 | 11.5 |  |
| $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | 3-STATE Output Disable Time | $3.3 \pm 0.3$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 9.5 | 13.2 | 1.0 | 15.0 | ns |
|  |  | $5.0 \pm 0.5$ |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 6.5 | 9.2 | 1.0 | 10.5 |  |
| $\mathrm{t}_{\mathrm{OSLH}}$, $\mathrm{t}_{\mathrm{OSHL}}$ | Output to Output Skew | $3.3 \pm 0.3$ | (3) | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 1.5 |  | 1.5 | ns |
|  |  | $5.0 \pm 0.5$ |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  | 1.0 |  | 1.0 |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | $\mathrm{V}_{\mathrm{CC}}=$ Open |  |  | 4 | 10 |  | 10 | pF |
| Cout | Output Capacitance |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  | 6 |  |  |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance |  | (4) |  |  | 27 |  |  |  | pF |

Notes:
3. Parameter guaranteed by design. $t_{\mathrm{OSLH}}=\left|t_{\text {PLH max }}-t_{\text {PLH min }}\right| ; \mathrm{t}_{\mathrm{OSHL}}=\left|\mathrm{t}_{\mathrm{PHL}} \max -\mathrm{t}_{\mathrm{PHL}} \min \right|$
4. $\mathrm{C}_{P D}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $\mathrm{I}_{\mathrm{CC}}$ (opr.) $=\mathrm{C}_{\mathrm{PD}} \cdot \mathrm{V}_{\mathrm{CC}} \cdot \mathrm{f}_{\mathrm{IN}}+\mathrm{I}_{\mathrm{CC}} / 8$ (per Latch). The total $\mathrm{C}_{\mathrm{PD}}$ when n pcs. of the Latch operates can be calculated by the equation: $\mathrm{C}_{\mathrm{PD}}($ total $)=14+13 \mathrm{n}$.

## AC Operating Requirements

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $t_{w}(\mathrm{H})$ | Minimum Pulse Width (LE) | $3.3 \pm 0.3$ | 5.0 |  |  | 5.0 |  | ns |
|  |  | $5.0 \pm 0.5$ | 5.0 |  |  | 5.0 |  |  |
| $t_{s}$ | Minimum Set-Up Time | $3.3 \pm 0.3$ | 4.0 |  |  | 4.0 |  | ns |
|  |  | $5.0 \pm 0.5$ | 4.0 |  |  | 4.0 |  |  |
| $\mathrm{t}_{\mathrm{H}}$ | Minimum Hold Time | $3.3 \pm 0.3$ | 1.0 |  |  | 1.0 |  | ns |
|  |  | $5.0 \pm 0.5$ | 1.0 |  |  | 1.0 |  |  |

## Physical Dimensions

Dimensions are in inches (millimeters) unless otherwise noted.


Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.


LAND PATTERN RECOMMENDATION


NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998
B. ESIMERLSIONS IN DECEMBER, 1998 .
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIIE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.


DETAIL A
M2ODREVC

Figure 3. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

## Package Number M20D

Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.


LAND PATTERN RECOMMENDATION

. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE G, DATE $7 / 93$.
B. DIMENSIONS ARE IN MILLIMETERS.
c. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

## MTC20REVD1

Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

## FAIRCHILD

SEMICONDUCTOR*

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {® }}$ | HiSeCtm | Programmable Active Droop ${ }^{\text {™ }}$ | TinyLogic ${ }^{\text {® }}$ |
| :---: | :---: | :---: | :---: |
| Across the board. Around the world. ${ }^{\text {TM }}$ | $i-L L^{\text {TM }}$ | QFET ${ }^{\circledR}$ | TINYOPTO'm |
| ActiveArray ${ }^{\text {™ }}$ | ImpliedDisconnect ${ }^{\text {™ }}$ | QS ${ }^{\text {™ }}$ | TinyPower ${ }^{\text {TM }}$ |
| Bottomless ${ }^{\text {TM }}$ | IntelliMAX ${ }^{\text {TM }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyWire ${ }^{\text {TM }}$ |
| Build it Now $^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {™ }}$ | TruTranslation ${ }^{\text {TM }}$ |
| CoolFET ${ }^{\text {TM }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | RapidConfigure ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {™ }}$ |
| CROSSVOLT ${ }^{\text {TM }}$ | MicroPak ${ }^{\text {TM }}$ | RapidConnect ${ }^{\text {TM }}$ | UHC ${ }^{\text {® }}$ |
| CTL ${ }^{\text {TM }}$ | MICROWIRE ${ }^{\text {TM }}$ | ScalarPump ${ }^{\text {TM }}$ | UniFET ${ }^{\text {TM }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | MSX ${ }^{\text {™ }}$ | SMART START ${ }^{\text {TM }}$ | VCX ${ }^{\text {™ }}$ |
| DOME'M | MSXProtm | SPM ${ }^{\text {® }}$ | Wire ${ }^{\text {™ }}$ |
| $\mathrm{E}^{2} \mathrm{CMOS}^{\text {TM }}$ | OCX ${ }^{\text {™ }}$ | STEALTH ${ }^{\text {TM }}$ |  |
| EcoSPARK ${ }^{\text {® }}$ | OCXProm | SuperFET ${ }^{\text {TM }}$ |  |
| EnSigna ${ }^{\text {TM }}$ | OPTOLOGIC ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {Tm-3 }}$ |  |
| FACT Quiet Series ${ }^{\text {TM }}$ | OPTOPLANAR ${ }^{\circledR}$ | SuperSOT ${ }^{\text {TM }}$-6 |  |
| $\mathrm{FACT}^{\text {® }}$ | PACMAN ${ }^{\text {TM }}$ | SuperSOT ${ }^{\text {TM }}$-8 |  |
| FAST $^{\text {® }}$ | РОРтм | SyncFET ${ }^{\text {TM }}$ |  |
| FASTr ${ }^{\text {TM }}$ | Power220 ${ }^{\text {® }}$ | TCM ${ }^{\text {™ }}$ |  |
| FPS ${ }^{\text {TM }}$ | Power247 ${ }^{\text {® }}$ | The Power Franchise ${ }^{\text {® }}$ |  |
| FRFET ${ }^{\text {® }}$ | PowerEdge ${ }^{\text {™ }}$ |  |  |
| GlobalOptoisolator ${ }^{\text {TM }}$ | PowerSaver ${ }^{\text {TM }}$ | TinyBoost ${ }^{\text {TM }}$ |  |
| GTOM | PowerTrench ${ }^{\text {® }}$ | TinyBuck ${ }^{\text {TM }}$ |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be <br> published at a later date. Fairchild Semiconductor reserves the right to <br> make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor <br> reserves the right to make changes at any time without notice to improve <br> design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been <br> discontinued by Fairchild Semiconductor. The datasheet is printed for <br> reference information only. |


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Latches category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
ML4875CS-5 401639B 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 59628863901RA 5962-88639012A NLV14042BDR2G M22W-1333-21/3/45-90-02 (NI 2.L18.001-21 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 MM74HC373WM MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 Z-0233-827-15 MIC58P01YV 74AHCT573D. 112 74LCX16373MTDX CQ/A-M22X1,5-45-16 CQ/A-M22X1,5-45-18 CQ/A-M22X1,5-45-20 CQ/A-M22X1,5-45-24 CQ/A-M22X1,5-45-30 CQT/A-32-18 AE-V0 CQT/A-32 20-AE-V0 CQT/A-32 32-AE-V0 CY54FCT841ATDMB TPIC6B273DWRG4 Z-2106-25001-22 2.904.005 2.904.006 2.904.008 TC74HC573APF 74HC373DB.112 HEF4043BT.652 2.KLB-D5.001PA-07


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

