ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## AMIS-30621

## Micro-Stepping Motor Driver

## INTRODUCTION

The AMIS-30621 is a single-chip micro-stepping motor driver with position controller and control/diagnostic interface. It is ready to build dedicated mechatronics solutions connected remotely with a LIN master.

The chip receives positioning instructions through the bus and subsequently drives the motor coils to the desired position. The on-chip position controller is configurable (OTP or RAM) for different motor types, positioning ranges and parameters for speed, acceleration and deceleration. The AMIS-30621 acts as a slave on the LIN bus and the master can fetch specific status information like actual position, error flags, etc. from each individual slave node.

The chip is implemented in I2T100 technology, enabling both high voltage analog circuitry and digital functionality on the same chip. The AMIS-30621 is fully compatible with the automotive voltage requirements.

## PRODUCT FEATURES

## Motordriver

- Micro-Stepping Technology
- Peak Current Up to 800 mA
- Fixed Frequency PWM Current-Control
- Automatic Selection of Fast and Slow Decay Mode
- No External Fly-Back Diodes Required
- Compliant with 14 V Automotive Systems and Industrial Systems Up to 24 V


## Controller with RAM and OTP Memory

- Position Controller
- Configurable Speeds and Acceleration
- Input to Connect Optional Motion Switch


## LIN Interface

- Physical Layer Compliant to LIN rev. 2.0. Data-Link Layer Compatible with LIN Rev. 1.3 (Note 1)
- Field-Programmable Node Addresses
- Dynamically Allocated Identifiers
- Diagnostics and Status Information


## Protection

- Overcurrent Protection
- Undervoltage Management
- Open-Circuit Detection
- High Temperature Warning and Management
- Low Temperature Flag
- LIN Bus Short-Circuit Protection to Supply and Ground
- Lost LIN Safe Operation

[^1]
## Power Saving

- Powerdown Supply Current < $50 \mu \mathrm{~A}$
- 5 V Regulator with Wake-up on LIN Activity


## EMI Compatibility

- LIN Bus Integrated Slope Control
- HV Outputs with Slope Control
- These are $\mathrm{Pb}-$ Free Devices


## AMIS-30621

## APPLICATIONS

The AMIS-30621 is ideally suited for small positioning applications. Target markets include: automotive (headlamp alignment, HVAC, idle control, cruise control), industrial equipment (lighting, fluid control, labeling, process control, XYZ tables, robots...) and building automation (HVAC,
surveillance, satellite dish, renewable energy systems). Suitable applications typically have multiple axes or require mechatronic solutions with the driver chip mounted directly on the motor.

Table 1. ORDERING INFORMATION

| Part No. | Peak Current | UV* | Package | Shipping ${ }^{\dagger}$ |
| :--- | :---: | :---: | :---: | :---: |
| AMIS30621C6213G | 800 mA | High | SOIC-20 <br> (Pb-Free) | Tube / Tray |
| AMIS30621C6213RG | 800 mA | High | Tape \& Reel |  |
| AMIS30621C6216G | 800 mA | Low | NQFP-32 $(7 \times 7 \mathrm{~mm})$ | (Pb-Free) |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
*UV undervoltage lock out levels: see DC Parameters UV1 \& UV2 (Stop Voltage thresholds).
** For prodcut versions AMIS30621C6217G and AMIS30621C6217RG the Ihold0 bit in OTP is programmed to ' 1 '.

## QUICK REFERENCE DATA

Table 2. ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{BB}}, \mathrm{VHW2} VSWI$, | Supply voltage, Hardwired Address and SWI Pins | -0.3 | +40 <br> $(N o t e ~ 1)$ | V |
| $\mathrm{V}_{\text {lin }}$ | Bus input voltage | -40 | +40 | V |
| $\mathrm{~T}_{\mathrm{J}}$ | Junction temperature range (Note 2) | -50 | +175 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{st}}$ | Storage temperature | -55 | +160 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {esd }}$ | Human Body Model Electrostatic discharge voltage on LIN <br> pin (Note 3) | -4 | +4 | kV |
|  | Human Body Model Electrostatic discharge voltage on other <br> pins (Note 3) | -2 | +2 | kV |
|  | CDM Electrostatic discharge voltage on other pins (Note 4) | -500 | +500 | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. For limited time: $\mathrm{V}_{\mathrm{BB}}<0.5 \mathrm{~s}, \mathrm{SWI}$ and HW 2 pins $<1.0 \mathrm{~s}$.
2. The circuit functionality is not guaranteed.
3. Human Body Model according to MIL-STD-883 Method 3015.7, measured on SOIC devices, and according to AEC-Q100: EIA-JESD22-A114-B ( 100 pF via $1.5 \mathrm{k} \Omega$ ) measured on NQFP device.
4. CDM according to EOS_ESD-DS5.3-1993 (draft)-socketed mode, measured on SOIC devices, and according to AEC-Q100: EIA-JESD22-A115-A measured on NQFP devices.

Table 3. OPERATING RANGES

| Symbol | Parameter | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{BB}}$ | Supply voltage | +6.5 | +29 | V |
| $\mathrm{~T}_{J}$ | Operating temperature range (Note 5) | -40 | +165 | ${ }^{\circ} \mathrm{C}$ |

5. Note that the thermal warning and shutdown will get active at the level specified in the "DC Parameters". No more than 100 cumulated hours in life time above $\mathrm{T}_{\mathrm{tw}}$.

## Table of Contents

General Description 1 DC Parameters ..... 6
Product Features ..... 1
AC Parameters ..... 8
Applications 2 Typical Application ..... 9
Ordering Information 2 Positioning Parameters ..... 10
Quick Reference Data 2 Structural Description ..... 13
Maximum Ratings 2 Functions Description ..... 14
Block Diagram 3 Lin Controller ..... 33
Pin Description 4 LIN Application Commands ..... 42
Package Thermal Resistance 5 Package Outline ..... 57


Figure 1. Block Diagram

AMIS-30621
HWO $\square 1$


Figure 2. SOIC-20 and NQFP-32 Pin-out

Table 4. PIN DESCRIPTION

| Pin Name | Pin Description | SOIC-20 | NQFP-32 |
| :---: | :---: | :---: | :---: |
| HWO | Bit 0 of LIN-ADD To be Tied to GND or $\mathrm{V}_{\text {DD }}$ | 1 | 8 |
| HW1 | Bit 1 of LIN-ADD | 2 | 9 |
| $\mathrm{V}_{\text {DD }}$ | Internal supply (needs external decoupling capacitor) | 3 | 10 |
| GND | Ground, heat sink | 4,7,14,17 | 11, 14, 25, 26, 31, 32 |
| TST | Test pin (to be tied to ground in normal operation) | 5 | 12 |
| LIN | LIN-bus connection | 6 | 13 |
| HW2 | Bit 2 LIN-ADD | 8 | 15 |
| CPN | Negative connection of pump capacitor (charge pump) | 9 | 17 |
| CPP | Positive connection of pump-capacitor (charge pump) | 10 | 18 |
| VCP | Charge-pump filter-capacitor | 11 | 19 |
| $\mathrm{V}_{\mathrm{BB}}$ | Battery voltage supply | 12,19 | 3, 4, 5, 20, 21, 22 |
| MOTYN | Negative end of phase Y coil | 13 | 23, 24 |
| MOTYP | Positive end of phase Y coil | 15 | 27, 28 |
| MOTXN | Negative end of phase $X$ coil | 16 | 29, 30 |
| MOTXP | Positive end of phase $X$ coil | 18 | 1, 2 |
| SWI | Switch input | 20 | 6 |
| NC | Not connected (to be tied to ground) |  | 7, 16 |

## PACKAGE THERMAL RESISTANCE

The AMIS-30621 is available in SOIC-20 and optimized NQFP32 packages. For cooling optimizations, the NQFP has an exposed thermal pad which has to be soldered to the PCB ground plane. The ground plane needs thermal vias to conduct the head to the bottom layer. Figures 3 and 4 give examples for good power distribution solutions.

For precise thermal cooling calculations the major thermal resistances of the devices are given. The thermal media to which the power of the devices has to be given are:

- Static environmental air (via the case)
- PCB board copper area (via the device pins and exposed pad)
The thermal resistances are presented in Table 5: DC Parameters.

The major thermal resistances of the device are the Rth from the junction to the ambient (Rthja) and the overall Rth from the junction to the leads (Rthjp).
The NQFP device is designed to provide superior thermal performance. Using an exposed die pad on the bottom surface of the package, is mainly contributing to this performance. In order to take full advantage of the exposed pad, it is most important that the PCB has features to conduct heat away from the package. A thermal grounded pad with thermal vias can achieve this.
In below table, one can find the values for the Rthja and Rthjp, simulated according to the JESD-51standard:

| Package | Junction-to-Leads and <br> Exposed Pad (Rthjp) | Rth <br> Junction-to-Leads <br> (Rthjp) | Rth <br> Junction-to-Ambient <br> Rthja 1SOP | Rth <br> Junction-to-Ambient <br> Rthja 2S2P |
| :---: | :---: | :---: | :---: | :---: |
| SOIC-20 |  | 19 | 62 | 39 |
| NQFP-32 | 0.95 |  | 60 | 30 |

The Rthja for 2 S 2 P is simulated conform to JESD-51 as follows:

- A 4-layer printed circuit board with inner power planes and outer (top and bottom) signal layers is used
- Board thickness is 1.46 mm (FR4 PCB material)
- The 2 signal layers: $70 \mu \mathrm{~m}$ thick copper with an area of $5500 \mathrm{~mm}^{2}$ copper and $20 \%$ conductivity
- The 2 power internal planes: $36 \mu \mathrm{~m}$ thick copper with an area of $5500 \mathrm{~mm}^{2}$ copper and $90 \%$ conductivity


Figure 3. Example of SOIC-20 PCB Ground Plane Layout (Preferred Layout at Top and Bottom)

The Rthja for 1S0P is simulated conform to JESD-51 as follows:

- A 1-layer printed circuit board with only 1 layer
- Board thickness is 1.46 mm (FR4 PCB material)
- The layer has a thickness of $70 \mu \mathrm{~m}$ copper with an area of $5500 \mathrm{~mm}^{2}$ copper and $20 \%$ conductivity


Figure 4. Example of NQFP-32 PCB Ground Plane Layout (Preferred Layout at Top and Bottom)

## AMIS-30621

## DC PARAMETERS

The DC parameters are guaranteed over temperature and $\mathrm{V}_{\mathrm{BB}}$ in the operating range, unless otherwise specified. Convention: currents flowing into the circuit are defined as positive.

Table 5. DC PARAMETERS

| Symbol | Pins | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOTORDRIVER |  |  |  |  |  |  |  |
| ${ }^{1}$ MSmax, Peak | MOTXP MOTXN MOTYP MOTYN | Max current through motor coil in normal operation | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ |  | 800 |  | mA |
| IMSmax,RMS |  | Max RMS Current Through Coil in Normal Operation | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ |  | 570 |  | mA |
| $\mathrm{I}_{\text {MSabs }}$ |  | Absolute Error on Coil Current (Note 6) | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | -10 |  | 10 | \% |
| $\mathrm{I}_{\text {MSrel }}$ |  | Matching of X and Y Coil Currents | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | -7 | 0 | 7 | \% |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ |  | On Resistance for Each Motor Pin at $\mathrm{I}_{\text {MSmax }}$ (Note 7) | $\mathrm{V}_{\mathrm{BB}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=50^{\circ} \mathrm{C}$ |  | 0.50 | 1 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}, \mathrm{~T}_{J}=50^{\circ} \mathrm{C}$ |  | 0.55 | 1 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\text {BB }}=12 \mathrm{~V}, \mathrm{~T}_{J}=150^{\circ} \mathrm{C}$ |  | 0.70 | 1 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}, \mathrm{~T}_{J}=150^{\circ} \mathrm{C}$ |  | 0.85 | 1 | $\Omega$ |
| $\mathrm{I}_{\text {MSL }}$ |  | Pull down current | HiZ Mode, $\mathrm{V}_{\mathrm{BB}}=7.7 \mathrm{~V}$ | 0.4 |  | 2.2 | mA |

## LIN TRANSMITTER

| $\mathrm{I}_{\text {bus_off }}$ | LIN | Dominant State, Driver Off | $\mathrm{V}_{\text {bus }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=8 \mathrm{~V}$ and 18 V | -1 |  |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ibus_off |  | Recessive State, Driver Off | $\begin{gathered} V_{\text {bus }}=V_{\text {bat }}, \\ V_{\mathrm{BB}}=8 \mathrm{~V} \text { and } 18 \mathrm{~V} \end{gathered}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Ibus_lim |  | Current Limitation | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}$ and 18 V | 50 | 75 | 130 | mA |
| $\mathrm{R}_{\text {slave }}$ |  | Pullup Resistance | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}$ and 18 V | 20 | 30 | 47 | k $\Omega$ |

LIN RECEIVER

| $\mathrm{V}_{\text {bus_dom }}$ | LIN | Receiver Dominant State | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}$ and 18 V | 0 | 0.4 * $\mathrm{V}_{\mathrm{BB}}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {bus_rec }}$ |  | Receiver Recessive State | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}$ and 18 V | 0.6 * $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{BB}}$ | V |
| $\mathrm{V}_{\text {bus_hys }}$ |  | Receiver Hysteresis | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}$ and 18 V | 0.05 * V ${ }_{\text {BB }}$ | 0.175 * V ${ }_{\text {BB }}$ | V |

## THERMAL WARNING AND SHUTDOWN

| $\mathrm{T}_{\text {tw }}$ | Thermal warning |  | 138 | 145 | 152 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  | Thermal shutdown <br> (Notes 8 and 9) |  |  | $\mathrm{T}_{\mathrm{tw}}+10$ |  | ${ }^{\circ} \mathrm{C}$ |
|  |  |  | $\mathrm{T}_{\mathrm{tw}}-152$ |  | ${ }^{\circ} \mathrm{C}$ |  |

SUPPLY AND VOLTAGE REGULATOR

| $V_{\text {BBOTP }}$ | $V_{B B}$ | Supply voltage for OTP zapping (Note 10) |  | 9.0 |  | 10.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{UV}_{1}$ |  | Stop voltage high threshold | Product versions with low UV; See Ordering Information | 7.7 | 8.3 | 8.9 | V |
| $\mathrm{UV}_{2}$ |  | Stop voltage low threshold |  | 7.0 | 7.5 | 8.0 | V |
| $\mathrm{UV}_{1}$ |  | Stop voltage high threshold | Product versions with high UV; See Ordering Information | 8.8 | 9.3 | 9.8 | V |
| $\mathrm{UV}_{2}$ |  | Stop voltage low threshold |  | 8.1 | 8.5 | 8.9 | V |
| $\mathrm{I}_{\text {bat }}$ |  | Total current consumption | Unloaded outputs $V_{B B}=29 \mathrm{~V}$ | 1 | 3.50 | 10.0 | mA |
| $l_{\text {bat_s }}$ |  | Sleep mode current consumption | $\mathrm{V}_{\mathrm{BB}}=8 \mathrm{~V}$ and 18 V |  | 40 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DD }}$ | Regulated internal supply (Note 11) | $8 \mathrm{~V}<\mathrm{V}_{\mathrm{BB}}<29 \mathrm{~V}$ | 4.75 | 5 | 5.25 | V |
| V ${ }_{\text {DDReset }}$ |  | Digital supply reset level @ powerdown (Note 12) |  |  |  | 4.5 | V |
| IDDLim |  | Current limitation | Pin shorted to ground $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ |  |  | 40 | mA |

Table 5. DC PARAMETERS

| Symbol | Pins | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH INPUT AND HARDWIRE ADDRESS INPUT |  |  |  |  |  |  |  |
| Rt_OfF | SWI HW2 | Switch OPEN Resistance (Note 13) |  | 10 |  |  | k $\Omega$ |
| Rt_ON |  | Switch ON Resistance (Note 13) | Switch to GND or $\mathrm{V}_{\mathrm{BB}}$ |  |  | 2 | k $\Omega$ |
| $\mathrm{V}_{\text {BB_sw }}$ |  | $\mathrm{V}_{\mathrm{BB}}$ range for guaranteed operation of SWI and HW2 |  | 6 |  | 29 | V |
| lim_sw |  | Current limitation | $\begin{gathered} \text { Short to GND or } \mathrm{V}_{\text {bat }} \\ \mathrm{V}_{\mathrm{BB}}=29 \mathrm{~V} \end{gathered}$ |  |  | 45 | mA |

HARDWIRED ADDRESS INPUTS AND TEST PIN

| $\mathrm{V}_{\text {high }}$ | $\begin{gathered} \text { HWO } \\ \text { HW1 TST } \end{gathered}$ | Input level high | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | 0.7 * $\mathrm{V}_{\mathrm{DD}}$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {low }}$ |  | Input level low | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ |  | 0.3 * $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{HW}_{\text {hyst }}$ |  | Hysteresis | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | 0.075 * $\mathrm{V}_{\mathrm{DD}}$ |  | V |

CHARGE PUMP

| $\mathrm{V}_{\mathrm{CP}}$ | VCP | Output voltage | $7 \mathrm{~V}<\mathrm{V}_{\mathrm{BB}} \leq 14 \mathrm{~V}$ |  | $\begin{gathered} 2 * V_{B B}- \\ 2.5 \end{gathered}$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 14 V < $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\mathrm{BB}}+10$ |  | $\mathrm{V}_{\mathrm{BB}}+15$ | V |
| C buffer |  | External buffer capacitor |  | 220 |  | 470 | nF |
| $\mathrm{C}_{\text {pump }}$ | CPP CPN | External pump capacitor |  | 220 |  | 470 | nF |

## PACKAGE THERMAL RESISTANCE VALUES

| Rth ${ }_{\text {ja }}$ | SO | Thermal resistance junction-to-ambient (2S2P) | Simulated conform JEDEC JES.D51 | 39 | K/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Rth}_{\mathrm{jp}}$ | SO | Thermal resistance junction-to-leads |  | 19 | K/W |
| $\mathrm{Rth}_{\mathrm{ja}}$ | NQ | Thermal resistance junction-to-ambient (2S2P) |  | 30 | K/W |
| $\mathrm{Rth}_{\mathrm{jp}}$ | NQ | Thermal resistance junction-to-leads and exposed pad |  | 0.95 | K/W |

6. Tested in production for $800 \mathrm{~mA}, 400 \mathrm{~mA}, 200 \mathrm{~mA}$ and 100 mA current settings for both X and Y coil.
7. Based on characterization data.
8. No more than 100 cumulated hours in life time above $T_{\text {tw }}$.
9. Thermal shutdown and low temperature warning are derived from thermal warning. Guaranteed by design.
10. A buffer capacitor of minimum $100 \mu \mathrm{~F}$ is needed between $\mathrm{V}_{B B}$ and GND. Short connections to the power supply are recommended.
11. Pin $V_{D D}$ must not be used for any external supply
12. The RAM content will not be altered above this voltage.
13. External resistance value seen from pin SWI or HW2, including $1 \mathrm{k} \Omega$ series resistor. For the switch OPEN, the maximum allowed leakage current is represented by a minimum resistance seen from the pin.

## AMIS-30621

## AC PARAMETERS

The AC parameters are guaranteed for temperature and $\mathrm{V}_{\mathrm{BB}}$ in the operating range unless otherwise specified.
The LIN transmitter and receiver physical layer parameters are compliant to LIN rev. 2.0 \& 2.1.

Table 6. AC PARAMETERS

| Symbol | Pins | Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWERUP |  |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{pu}}$ |  | Powerup Time | Guaranteed by Design |  |  | 10 | ms |
| INTERNAL OSCILLATOR |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {osc }}$ |  | Frequency of Internal Oscillator | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | 3.6 | 4.0 | 4.4 | MHz |
| LIN TRANSMITTER CHARACTERISTICS ACCORDING TO LIN V2.0 \& V2.1 |  |  |  |  |  |  |  |
| D1 |  | Duty Cycle $1=\mathrm{t}_{\text {Bus_rec(min) }}$ ( $2 \times \mathrm{t}_{\text {Bit }}$ ); See Figure 5 | $\begin{aligned} & \text { THRec }(\max )=0.744 \times \mathrm{V}_{\mathrm{BB}} \\ & \mathrm{THDom}(\max )=0.581 \times \mathrm{V}_{\mathrm{BB}} ; \\ & \mathrm{V}_{\mathrm{BB}}=7.0 \mathrm{~V} . . .18 \mathrm{~V} ; \mathrm{t}_{\mathrm{Biit}}= \\ & 50 \mathrm{~s} \end{aligned}$ | 0.396 |  |  |  |
| D2 | LIN | $\begin{aligned} & \text { Duty Cycle } \left.2=\text { t }_{\text {Bus rec }} \text { (max }\right) \\ & \left(2 \times \text { t Biit }^{\prime}\right) \text {; See Figurē } 5 \end{aligned}$ | $\begin{aligned} & \text { THRec }(\min )=0.284 \times \mathrm{V}_{\mathrm{BB}} \\ & \mathrm{THDom}(\mathrm{~min})=0.422 \times \mathrm{V}_{\mathrm{BB}} ; \\ & \mathrm{V}_{\mathrm{BB}}=7.6 \mathrm{~V} \ldots . .18 \mathrm{~V} ; \\ & \mathrm{t}_{\mathrm{Bit}}=50 \mu \mathrm{~s} \end{aligned}$ |  |  | 0.581 |  |

LIN RECEIVER CHARACTERISTICS ACCORDING TO LIN V2.0 \& V2.1

| trx_pdr | LIN | Propagation delay bus dominant to RxD = Low | $\mathrm{V}_{\mathrm{BB}}=7.0 \mathrm{~V} \& 18 \mathrm{~V} ;$ <br> See Figure 5 |  | 6 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trx_pdf |  | Propagation delay bus recessive to RxD = High | $V_{B B}=7.0 \mathrm{~V} \& 18 \mathrm{~V} ;$ <br> See Figure 5 |  | 6 | $\mu \mathrm{s}$ |
| trx_sym |  | Symmetry of receiver propagation delay | trx_pdr - trx_pdf | -2 | +2 | $\mu \mathrm{S}$ |

## SWITCH INPUT AND HARDWIRE ADDRESS INPUT

| $\mathrm{T}_{\text {sw }}$ | $\begin{aligned} & \text { SWI } \\ & \text { HW2 } \end{aligned}$ | Scan pulse period (Note 14) | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | 1024 | s |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {Sw_on }}$ |  | Scan pulse duration (Note 14) | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | 64 | S |

MOTORDRIVER

| $\mathrm{F}_{\mathrm{pwm}}$ | MOTxx | PWM frequency (Note 14) |  | 18 | 20 | 22.0 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {brise }}$ |  | Turn-on transient time | Between 10\% and 90\%$V_{B B}=14 \mathrm{~V}$ |  | 150 |  | ns |
| $\mathrm{T}_{\text {bfall }}$ |  | Turn-off transient time |  |  | 140 |  | ns |
| $\mathrm{T}_{\text {stab }}$ |  | Run current stabilization time (Note 14) |  |  | 1/Vmin |  | S |

CHARGE PUMP

| $\mathrm{f}_{\mathrm{CP}}$ | CPN <br> CPP | Charge pump frequency <br> (Note 14) | $\mathrm{V}_{\mathrm{BB}}=14 \mathrm{~V}$ | 250 | kHz |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[^2]

Figure 5. Timing Diagram for AC Characteristics According to LIN 2.0 \& 2.1

TYPICAL APPLICATION


Figure 6. Typical Application Diagram for SO device.

[^3]
## AMIS-30621

## POSITIONING PARAMETERS

## Stepping Modes

One of four possible stepping modes can be programmed:

- Half-stepping
- $1 / 4$ micro-stepping
- 1/8 micro-stepping
- $1 / 16$ micro-stepping


## Maximum Velocity

For each stepping mode, the maximum velocity Vmax can be programmed to 16 possible values given in the table below.
The accuracy of Vmax is derived from the internal oscillator. Under special circumstances it is possible to change the $\mathrm{V}_{\text {max }}$ parameter while a motion is ongoing. All 16 entries for the Vmax parameter are divided into four groups. When changing Vmax during a motion the application must take care that the new Vmax parameter stays within the same group.

Table 7. MAXIMUM VELOCITY SELECTION TABLE

| Vmax index |  | Vmax (full step/s) | Group | Stepping mode |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec |  |  | Half-stepping (half-step/s) | $1 / 4^{\text {th }}$ <br> Micro-stepping (micro-step/s) | $1 / 8^{\text {th }}$Micro-stepping <br> (micro-step/s) | $1 / 16^{\text {th }}$ <br> Micro-stepping (micro-step/s) |
| 0 | 0 | 99 | A | 197 | 395 | 790 | 1579 |
| 1 | 1 | 136 | B | 273 | 546 | 1091 | 2182 |
| 2 | 2 | 167 |  | 334 | 668 | 1335 | 2670 |
| 3 | 3 | 197 |  | 395 | 790 | 1579 | 3159 |
| 4 | 4 | 213 |  | 425 | 851 | 1701 | 3403 |
| 5 | 5 | 228 |  | 456 | 912 | 1823 | 3647 |
| 6 | 6 | 243 |  | 486 | 973 | 1945 | 3891 |
| 7 | 7 | 273 | C | 546 | 1091 | 2182 | 4364 |
| 8 | 8 | 303 |  | 607 | 1213 | 2426 | 4852 |
| 9 | 9 | 334 |  | 668 | 1335 | 2670 | 5341 |
| A | 10 | 364 |  | 729 | 1457 | 2914 | 5829 |
| B | 11 | 395 |  | 790 | 1579 | 3159 | 6317 |
| C | 12 | 456 |  | 912 | 1823 | 3647 | 7294 |
| D | 13 | 546 | D | 1091 | 2182 | 4364 | 8728 |
| E | 14 | 729 |  | 1457 | 2914 | 5829 | 11658 |
| F | 15 | 973 |  | 1945 | 3891 | 7782 | 15564 |

## AMIS-30621

## Minimum Velocity

Once the maximum velocity is chosen, 16 possible values can be programmed for the minimum velocity Vmin. The table below provides the obtainable values in full-step/s. The accuracy of Vmin is derived from the internal oscillator.

Table 8. OBTAINABLE VALUES IN FULL-STEP/S FOR THE MINIMUM VELOCITY

| $\mathrm{V}_{\text {min }}$ Index |  | Vmax Factor | Vmax (Full-step/s) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | B |  |  |  |  |  | C |  |  |  |  |  | D |  |  |
| Hex | Dec |  | 99 | 136 | 167 | 197 | 213 | 228 | 243 | 273 | 303 | 334 | 364 | 395 | 456 | 546 | 729 | 973 |
| 0 | 0 |  | 1 | 99 | 136 | 167 | 197 | 213 | 228 | 243 | 273 | 303 | 334 | 364 | 395 | 456 | 546 | 729 | 973 |
| 1 | 1 | 1/32 | 3 | 4 | 5 | 6 | 6 | 7 | 7 | 8 | 8 | 10 | 10 | 11 | 13 | 15 | 19 | 27 |
| 2 | 2 | 2/32 | 6 | 8 | 10 | 11 | 12 | 13 | 14 | 15 | 17 | 19 | 21 | 23 | 27 | 31 | 42 | 57 |
| 3 | 3 | 3/32 | 9 | 12 | 15 | 18 | 19 | 21 | 22 | 25 | 27 | 31 | 32 | 36 | 42 | 50 | 65 | 88 |
| 4 | 4 | 4/32 | 12 | 16 | 20 | 24 | 26 | 28 | 30 | 32 | 36 | 40 | 44 | 48 | 55 | 65 | 88 | 118 |
| 5 | 5 | 5/32 | 15 | 21 | 26 | 31 | 32 | 35 | 37 | 42 | 46 | 51 | 55 | 61 | 71 | 84 | 111 | 149 |
| 6 | 6 | 6/32 | 18 | 25 | 31 | 36 | 39 | 42 | 45 | 50 | 55 | 61 | 67 | 72 | 84 | 99 | 134 | 179 |
| 7 | 7 | 7/32 | 21 | 30 | 36 | 43 | 46 | 50 | 52 | 59 | 65 | 72 | 78 | 86 | 99 | 118 | 156 | 210 |
| 8 | 8 | 8/32 | 24 | 33 | 41 | 49 | 52 | 56 | 60 | 67 | 74 | 82 | 90 | 97 | 113 | 134 | 179 | 240 |
| 9 | 9 | 9/32 | 28 | 38 | 47 | 55 | 59 | 64 | 68 | 76 | 84 | 93 | 101 | 111 | 128 | 153 | 202 | 271 |
| A | 10 | 10/32 | 31 | 42 | 51 | 61 | 66 | 71 | 75 | 84 | 93 | 103 | 113 | 122 | 141 | 168 | 225 | 301 |
| B | 11 | 11/32 | 34 | 47 | 57 | 68 | 72 | 78 | 83 | 93 | 103 | 114 | 124 | 135 | 156 | 187 | 248 | 332 |
| C | 12 | 12/32 | 37 | 51 | 62 | 73 | 79 | 85 | 91 | 101 | 113 | 124 | 135 | 147 | 170 | 202 | 271 | 362 |
| D | 13 | 13/32 | 40 | 55 | 68 | 80 | 86 | 93 | 98 | 111 | 122 | 135 | 147 | 160 | 185 | 221 | 294 | 393 |
| E | 14 | 14/32 | 43 | 59 | 72 | 86 | 93 | 99 | 106 | 118 | 132 | 145 | 158 | 172 | 198 | 237 | 317 | 423 |
| F | 15 | 15/32 | 46 | 64 | 78 | 93 | 99 | 107 | 113 | 128 | 141 | 156 | 170 | 185 | 214 | 256 | 340 | 454 |

NOTES: The Vmax factor is an approximation.
In case of motion without acceleration (AccShape =1) the length of the steps $=1 / \mathbf{V m i n}$. In case of accelerated motion
$($ AccShape $=0)$ the length of the first step is shorter than $1 / V \min$ depending of Vmin, Vmax and Acc.

## AMIS-30621

## Acceleration and Deceleration

Sixteen possible values can be programmed for Acc (acceleration and deceleration between Vmin and Vmax). The table below provides the obtainable values in full-step $/ \mathrm{s}^{2}$. One observes restrictions for some
combinations of acceleration index and maximum speed (gray cells).

The accuracy of Acc is derived from the internal oscillator.

Table 9. ACCELERATION AND DECELERATION SELECTION TABLE

| Vmax (FS/s) $\rightarrow$ |  | 99 | 136 | 167 | 197 | 213 | 228 | 243 | 273 | 303 | 334 | 364 | 395 | 456 | 546 | 729 | 973 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ Acc Index |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Hex | Dec | Acceleration (Full-step/s ${ }^{\mathbf{2}}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 49 |  |  |  |  |  |  | 106 |  |  |  |  |  | 473 |  |  |
| 1 | 1 | 218 |  |  |  |  |  |  |  |  |  |  |  |  | 735 |  |  |
| 2 | 2 | 1004 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | 3 | 3609 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | 4 | 6228 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 | 5 | 8848 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | 6 | 11409 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | 7 | 13970 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 | 8 | 16531 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | 9 | $\begin{aligned} & \stackrel{\circ}{\infty} \\ & \underset{\sim}{\sigma} \end{aligned}$ | 19092 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | 10 |  | 21886 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | 11 |  | 24447 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | 12 |  | 27008 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D | 13 |  | 29570 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E | 14 |  | 29570 |  |  |  |  |  | 34925 |  |  |  |  |  |  |  |  |
| F | 15 |  |  |  |  |  |  |  | 40047 |  |  |  |  |  |  |  |  |

The formula to compute the number of equivalent full-steps during acceleration phase is:

$$
\text { Nstep }=\frac{\mathrm{Vmax}^{2}-\mathrm{V} \min ^{2}}{2 \times \mathrm{Acc}}
$$

## Positioning

The position programmed in commands SetPosition and SetPositionShort is given as a number of (micro-)steps. According to the chosen stepping mode, the position words must be aligned as described in the table below. When using command SetPositionShort or GotoSecurePosition, data is automatically aligned.

Table 10. POSITION WORD ALIGNMENT

| Stepping Mode | Position Word: Pos [ 15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Shift |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1 / 16^{\text {th }}$ | S | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | LSB | No shift |
| $1 / 8^{\text {th }}$ | S | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | LSB | 0 | 1-bit left $\Leftrightarrow \times 2$ |
| $1 / 4^{\text {th }}$ | S | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | LSB | 0 | 0 | 2-bit left $\Leftrightarrow \times 4$ |
| Half-stepping | S | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | LSB | 0 | 0 | 0 | 3-bit left $\Leftrightarrow \times 8$ |
| PositionShort | S | S | S | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | LSB | 0 | 0 | 0 | No Shift |
| SecurePosition | S | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | LSB | 0 | 0 | 0 | 0 | 0 | No shift |

NOTES: LSB: Least Significant Bit
S: Sign bit, two's complement

## AMIS-30621

## Position Ranges

A position is coded by using the binary two's complement format. According to the positioning commands used and to the chosen stepping mode, the position range will be as shown in the following table.

Table 11. POSITION RANGE

| Command | Stepping Mode | Position Range | Full Range Excursion | Number of Bits |
| :---: | :---: | :---: | :---: | :---: |
| SetPosition | Half-stepping | -4096 to +4095 | 8192 half-steps | 13 |
|  | $1 / 4^{\text {th }}$ micro-stepping | -8192 to +8191 | 16384 micro-steps | 14 |
|  | $1 / 8^{\text {th }}$ micro-stepping | -16384 to +16383 | 32768 micro-steps | 15 |
|  | $1 / 16^{\text {th }}$ micro-stepping | -32768 to +32767 | 65536 micro-steps | 16 |
| SetPositionShort | Half-stepping | -1024 to +1023 | 2048 half-steps | 11 |

When using the command SetPosition, although coded on 16 bits, the position word will have to be shifted to the left by a certain number of bits, according to the stepping mode.

## Secure Position

A secure position can be programmed. It is coded in 11-bits, thus having a lower resolution than normal positions, as shown in the following table. See also command GotoSecurePosition and LIN lost behavior.

Table 12. SECURE POSITION

| Stepping Mode | Secure Position Resolution |
| :---: | :---: |
| Half-stepping | 4 half-steps |
| $1 / 4^{\text {th }}$ micro-stepping | 8 micro-steps $\left(1 / 4^{\text {th }}\right)$ |
| $1 / 8^{\text {th }}$ micro-stepping | 16 micro-steps $\left(1 / 8^{\text {th }}\right)$ |
| $1 / 16^{\text {th }}$ micro-stepping | 32 micro-steps $\left(1 / 16^{\text {th }}\right)$ |

## Important

NOTES: The secure position is disabled in case the programmed value is the reserved code " 10000000000 " ( $0 \times 400$ or most negative position).
At start up the OTP register is copied in RAM as illustrated below.


## Shaft

A shaft bit, which can be programmed in OTP or with command SetMotorParam, defines whether a positive motion is a clockwise ( CW ) or counter-clockwise rotation (CCW) (an outer or an inner motion for linear actuators):

- Shaft $=0 \Rightarrow$ MOTXP is used as positive pin of the $X$ coil, while MOTXN is the negative one.
- Shaft $=1 \Rightarrow$ opposite situation.


## STRUCTURAL DESCRIPTION

See also the Block Diagram in Figure 1.

## Stepper Motordriver

The Motor driver receives the control signals from the control logic. The main features are:

- Two H-bridges, designed to drive a stepper motor with two separated coils. Each coil ( X and Y ) is driven by one H -bridge, and the driver controls the currents flowing through the coils. The rotational position of the
rotor, in unloaded condition, is defined by the ratio of current flowing in X and Y . The torque of the stepper motor when unloaded is controlled by the magnitude of the currents in X and Y .
- The control block for the H -bridges, including the PWM control, the synchronous rectification and the internal current sensing circuitry.
- The charge pump to allow driving of the H-bridges' high side transistors.
- Two pre-scale 4-bit DAC's to set the maximum magnitude of the current through X and Y .
- Two DAC's to set the correct current ratio through X and Y .
Battery voltage monitoring is also performed by this block, which provides the required information to the control logic part. The same applies for detection and reporting of an electrical problem that could occur on the coils or the charge pump.


## Control Logic (Position Controller and Main Control)

The control logic block stores the information provided by the LIN interface (in a RAM or an OTP memory) and digitally controls the positioning of the stepper motor in terms of speed and acceleration, by feeding the right signals to the motor driver state machine.
It will take into account the successive positioning commands to properly initiate or stop the stepper motor in order to reach the set point in a minimum time.
It also receives feedback from the motor driver part in order to manage possible problems and decide on internal actions and reporting to the LIN interface.

## LIN Interface

The LIN interface implements the physical layer and the MAC and LLC layers according to the OSI reference model. It provides and gets information to and from the control logic block, in order to drive the stepper motor, to configure the way this motor must be driven, or to get information such as actual position or diagnosis (temperature, battery voltage, electrical status...) and pass it to the LIN master node.

## Miscellaneous

The AMIS-30621 also contains the following:

- An internal oscillator, needed for the LIN protocol handler as well as the control logic and the PWM control of the motor driver.
- An internal trimmed voltage source for precise referencing.
- A protection block featuring a thermal shutdown and a power-on-reset (POR) circuit.
- A 5 V regulator (from the battery supply) to supply the internal logic circuitry.


## FUNCTIONS DESCRIPTION

This chapter describes the following functional blocks in more detail:

- Position controller
- Main control and register, OTP memory + ROM
- Motor driver

The LIN controller is discussed in a separate chapter.

## Position Controller

## Positioning and Motion Control

A positioning command will produce a motion as illustrated in Figure 7. A motion starts with an acceleration phase from minimum velocity ( Vmin ) to maximum velocity (Vmax) and ends with a symmetrical deceleration. This is defined by the control logic according to the position required by the application and the parameters programmed by the application during the configuration phase. The current in the coils is also programmable.


Figure 7. Positioning and Motion Control

## AMIS-30621

Table 13. POSITION RELATED PARAMETERS

| Parameter | Reference |
| :--- | :--- |
| Pmax - Pmin | See Positioning |
| Zero Speed Hold Current | See Ihold |
| Maximum Current | See Irun |
| Acceleration and Deceleration | See Acceleration and Deceleration |
| Vmin | See Minimum Velocity |
| Vmax | See Maximum Velocity |

Different positioning examples are shown in the table below.

Table 14. POSITIONING EXAMPLES
Short motion.

| New positioning command in same dir- |
| :--- |
| ection, shorter or longer, while a motion |
| is running at maximum velocity. |


| New positioning command in same dir- |
| :--- |
| ection while in deceleration phase |
| (Note 22) |
| Note: there is no wait time between the |
| deceleration phase and the new acceler- |
| ation phase. |


| New positioning command in reverse |
| :--- |
| direction while motion is running at max- |
| is running. |

22. Reaching the end position is always guaranteed, however velocity rounding errors might occur after consecutive accelerations during a deceleration phase. The velocity rounding error will be removed at Vmin (e.g. at end of acceleration or when AccShape=1).

## Dual Positioning

A SetDualPosition command allows the user to perform a positioning using two different velocities. The first motion is done with the specified Vmin and Vmax velocities in the SetDualPosition command, with the acceleration (deceleration) parameter already in RAM, to a position Pos1[15:0] also specified in SetDualPosition.

Then a second motion to a position Pos2 [15:0] is done at the specified Vmin velocity in the SetDualPosition command (no acceleration). Once the second motion is achieved, the ActPos register is reset to zero, whereas TagPos register is not changed.


Secure Position = 60
Figure 8. Dual Positioning

Remark: This operation cannot be interrupted or influenced by any further command unless the occurrence of the conditions driving to a motor shutdown or by a HardStop command. Sending a SetDualPosition command while a motion is already ongoing is not recommended. After dual positioning is executed the internal flag "Reference done" is set.

1. The priority encoder is describing the management of states and commands.
2. If a SetPosition(Short) command issued during a DualPosition sequence, it will be kept in position buffer memory and executed afterwards. This applies also for the commands sleep, SetMotorParam and GotoSecurePosition.
3. Commands such as GetActualPos or GetStatus will be executed while a dual positioning is running. This applies also for a dynamic ID assignment LIN frame.
4. A DualPosition sequence starts by setting TagPos buffer register to SecPos value, provided secure position is enabled otherwise TagPos is reset to zero.
5. The acceleration/deceleration value applied during a DualPosition sequence is the one stored in RAM before the SetDualPosition command is sent. The same applies for shaft bit, but not for Irun, Ihold and StepMode, which can be changed during the dual positioning sequence.
6. The Pos1, Pos2, Vmax and Vmin values programmed in a SetDualPosition command apply only for this sequence. All further positioning will use the parameters stored in RAM (programmed for instance by a former SetMotorParam command).
7. Commands ResetPosition, SetDualPosition and SoftStop will be ignored while a DualPosition sequence is ongoing, and will not be executed afterwards.
8. A SetMotorParam command should not be sent during a SetDualPosition sequence.
9. If for some reason ActPos equals Pos1[15:0] at the moment the SetDualPosition command is issued, the circuit will enter in deadlock state. Therefore, the application should check the actual position by a GetPosition or a GetFullStatus command prior to send the SetDualPosition command.

## Position Periodicity

Depending on the stepping mode the position can range from -4096 to +4095 in half-step to -32768 to +32767 in $1 / 16^{\text {th }}$ micro-stepping mode. One can project all these positions lying on a circle. When executing the command SetPosition, the position controller will set the movement direction in such a way that the traveled distance is minimal.

The figure below illustrates that the moving direction going from ActPos $=+30000$ to $\mathrm{TagPos}=-30000$ is clockwise.

If a counter clockwise motion is required in this example, several consecutive SetPosition commands can be used.

## Hardwired Address HW2

In the drawing below, a simplified schematic diagram is shown of the HW2 comparator circuit.

The HW2 pin is sensed via 2 switches. The DriveHS and DriveLS control lines are alternatively closing the top and bottom switch connecting HW2 pin with a current to resistor converter. Closing $\mathrm{S}_{\mathrm{TOP}}$ (DriveHS $=1$ ) will sense a current to GND. In that case the top $\mathrm{I} \rightarrow \mathrm{R}$ converter output is low, via the closed passing switch SPASS_T this signal is fed to the " R " comparator which output $\mathrm{HW} \mathbf{2}_{2} \mathrm{Cmp}$ is high. Closing bottom switch $\mathrm{S}_{\text {BOT }}$ (DriveLS $=1$ ) will sense a current to VBAT. The corresponding $I \rightarrow R$ converter output is low and via SPASS_B $f$ fed to the comparator. The output HW2_Cmp will be high.


Figure 9. Motion Direction is Function of Difference between ActPos and TagPos


Figure 10. Simplified Schematic Diagram of the HW2 Comparator
3 cases can be distinguished (see also Figure 10 above):

- HW2 is connected to ground: R2GND or drawing 1
- HW2 is connected to VBAT: R2VBAT or drawing 2
- HW2 is floating: OPEN or drawing 3

Table 15. STATE DIAGRAM OF THE HW2 COMPARATOR

| Previous State | DriveLS | DriveHS | HW2_Cmp | New State | Condition | Drawing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Float | 1 | 0 | 0 | Float | R2GND or OPEN | 1 or 3 |
| Float | 1 | 0 | 1 | High | R2VBAT | 2 |
| Float | 0 | 1 | 0 | Float | R2VBAT or OPEN | 2 or 3 |
| Float | 0 | 1 | 1 | Low | R2GND | 1 |
| Low | 1 | 0 | 0 | Low | R2GND or OPEN | 1 or 3 |
| Low | 1 | 0 | 1 | High | R2VBAT | 2 |
| Low | 0 | 1 | 0 | Float | R2VBAT or OPEN | 2 or 3 |
| Low | 0 | 1 | 1 | Low | R2GND | 1 |
| High | 1 | 0 | 0 | Float | R2GND or OPEN | 1 or 3 |
| High | 1 | 0 | 1 | High | R2VBAT | 2 |
| High | 0 | 1 | 0 | High | R2VBAT or OPEN | 2 or 3 |
| High | 0 | 1 | 1 | Low | R2GND | 1 |

The logic is controlling the correct sequence in closing the switches and in interpreting the $32 \mu \mathrm{~s}$ debounced HW2_Cmp output accordingly. The output of this small state-machine is corresponding to:

- High or address $=1$
- Low or address $=0$
- Floating

As illustrated in the table above (Table 15), the state is depending on the previous state, the condition of the 2 switch controls (DriveLS and DriveHS) and the output of HW2_Cmp. The figure below is showing an example of a practical case where a connection to VBAT is interrupted.


Figure 11. Timing Diagram Showing the Change in States for HW2 Comparator

## R2VBAT

A resistor is connected between VBAT and HW2. Every $1024 \mu \mathrm{~s} \mathrm{~S}_{\text {BOT }}$ is closed and a current is sensed. The output of the $\mathrm{I} \rightarrow \mathrm{R}$ converter is low and the HW2_Cmp output is high. Assuming the previous state was floating, the internal logic will interpret this as a change of state and the new state will be high (see also Table 15). The next time $\mathrm{S}_{\mathrm{BOT}}$ is closed the same conditions are observed. The previous state was high, so based on Table 15 the new state remains unchanged. This high state will be interpreted as HW2 address $=1$.

## OPEN

In case the HW2 connection is lost (broken wire, bad contact in connector) the next time $\mathrm{S}_{\mathrm{BOT}}$ is closed, this will be sensed. There will be no current, the output of the corresponding $\mathrm{I} \rightarrow \mathrm{R}$ converter is high and the HW2_Cmp
will be low. The previous state was high. Based on Table 15 one can see that the state changes to float. This will trigger a motion to secure position.

## R2GND

If a resistor is connected between HW2 and the GND, a current is sensed every $1024 \mu$ s when $\mathrm{S}_{\text {TOP }}$ is closed. The output of the top $I \rightarrow R$ converter is low and as a result the HW2_Cmp output switches to high. Again based on the stated diagram in Table 15 one can see that the state will change to Low. This low state will be interpreted as HW2 address $=0$.

## External Switch SWI

As illustrated in Figure 12 the SWI comparator is almost identical to HW2. The major difference is in the limited number of states. Only open or closed is recognised leading to respectively $\mathrm{ESW}=0$ and $\mathrm{ESW}=1$.


Figure 12. Simplified Schematic Diagram of the SWI Comparator

As illustrated in the drawing above, a change in state is always synchronized with DriveHS or DriveLS. The same synchronization is valid for updating the internal position register. This means that after every current pulse (or closing of $\mathrm{S}_{\mathrm{TOP}}$ or $\mathrm{S}_{\mathrm{BOT}}$ ) the state of the position switch together with the corresponding position is memorized.

The GetActualPos command reads back the <ActPos> register and the status of ESW. In this way the master node may get synchronous information about the state of the switch together with the position of the motor. See Table 16 below.

Table 16. GetActualPos LIN COMMAND

| Reading Frame |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Structure |  |  |  |  |  |  |  |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | 1 | 0 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | ESW | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | ActPos[15:8] |  |  |  |  |  |  |  |
| 3 | Data 3 | ActPos[7:0] |  |  |  |  |  |  |  |
| 4 | Data 4 | VddReset | StepLoss | EIDef | UV2 | TSD | TW |  |  |
| 5 | Checksum | Checksum over data |  |  |  |  |  |  |  |



Figure 13. Simplified Timing Diagram Showing the Change in States for SWI Comparator

## Main Control and Register, OTP memory + ROM

## Power-up Phase

Power up phase of the AMIS-30621 will not exceed 10 ms . After this phase, the AMIS-30621 is in standby mode, ready to receive LIN messages and execute the associated commands. After power-up, the registers and flags are in the reset state, while some of them are being loaded with the OTP memory content (see Table 19).

## Reset

After power-up, or after a reset occurrence (e.g. a micro-cut on pin $\mathrm{V}_{\mathrm{BB}}$ has made $\mathrm{V}_{\mathrm{DD}}$ to go below $\mathrm{V}_{\text {DDRese }}$ level), the H -bridges will be in high-impedance mode, and the registers and flags will have a predetermined value. This is documented in Tables 19 and 20.

## Soft Stop

A soft stop is an immediate interruption of a motion, but with a deceleration phase. At the end of this action, the register <TagPos> is loaded with the value contained in register <ActPos>, see Table 19). The circuit is then ready to execute a new positioning command, provided thermal and electrical conditions allow for it

## Sleep Mode

When entering sleep mode, the stepper-motor can be driven to its secure position. After which, the circuit is completely powered down, apart from the LIN receiver, which remains active to detect a dominant state on the bus. In case sleep mode is entered while a motion is ongoing, a transition will occur towards secure position as described in Positioning and Motion Control provided $<$ SecPos $>$ is enabled. Otherwise, <SoftStop> is performed.
Sleep mode can be entered in the following cases:

- The circuit receives a LIN frame with identifier 0x3C and first data byte containing $\mathbf{0 x 0 0}$, as required by LIN specification rev 1.3. See also Sleep in the LIN Application Command section.
- In case the LIN bus is and remains inactive (or is lost) during more than 25000 time slots ( 1.30 s at $19.2 \mathrm{kbit} / \mathrm{s}$ ), a time-out signal switches the circuit to sleep mode.

The circuit will return to normal mode if a valid LIN frame is received (this valid frame can be addressed to another slave).

## Thermal Shutdown Mode

When thermal shutdown occurs, the circuit performs a <SoftStop> command and goes to motor shutdown mode (see Figure 14).

## Temperature Management

The AMIS-30621 monitors temperature by means of two thresholds and one shutdown level, as illustrated in the state
diagram and illustration of Figure 14 below. The only condition to reset flags <TW> and <TSD> (respectively thermal warning and thermal shutdown) is to be at a temperature lower than $\mathrm{T}_{\mathrm{tw}}$ and to get the occurrence of a GetStatus or a GetFullStatus LIN frame.


Figure 14. State Diagram Temperature Management


Figure 15. Illustration of Thermal Management Situation

## Battery Voltage Management

The AMIS-30621 monitors the battery voltage by means of one threshold and one shutdown level. The only condition
to reset flags <UV2> and <StepLoss> is to recover by a battery voltage higher than UV1 and to receive a GetStatus or a GetFullStatus command.


Figure 16. State Diagram Battery Voltage Management

In Stop mode 1 the motor is put in shutdown state. The <UV2> flag is set. In case $\mathrm{V}_{\mathrm{BB}}>$ UV1, AMIS-30621 accepts updates of the target position by means of the reception of SetPosition, SetPositionShort and GotoSecurePosition commands, only AFTER the <UV2> flag is cleared by receiving a GetStatus or GetFullStatus command.

In Stop mode 2 the motor is stopped immediately and put in shutdown state. The <UV2> and <Steploss> flags are set. In case $V_{B B}>$ UV1, AMIS-30621 accepts updates of the target position by means of the reception of SetPosition, SetPositionShort and GotoSecurePosition commands, only AFTER the
<UV2> and <Steploss> flags are cleared by receiving a GetStatus or GetFullStatus command.

## Important Notes:

- In the case of Stop mode 2, care needs to be taken because the accumulated steploss can cause a significant deviation between physical and stored actual position.
- The SetDualPosition command will only be executed after clearing the <UV2> and <Steploss> flags.
- RAM reset occurs when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{DD}}$ Reset (digital POR level).


## OTP Register

## OTP Memory Structure

The table below shows how the parameters to be stored in the OTP memory are located.
Table 17. OTP MEMORY STRUCTURE

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | OSC3 | OSC2 | OSC1 | OSC0 | IREF3 | IREF2 | IREF1 | IREF0 |
| $0 \times 01$ | 1 | TSD2 | TSD1 | TSD0 | BG3 | BG2 | BG1 | BG0 |
| $0 \times 02$ | ADM | (HW2) <br> (Note 23) | (HW1) <br> $($ Note 23) | (HW0) <br> (Note 23) | PA3 | PA2 | PA1 | PA0 |
| $0 \times 03$ | Irun3 | Irun2 | Irun1 | Irun0 | Ihold3 | Ihold2 | Ihold1 | Ihold0 <br> (Note 24) |
| 0x04 | Vmax3 | Vmax2 | Vmax1 | Vmax0 | Vmin3 | Vmin2 | Vmin1 | Vmin0 |
| 0x05 | SecPos10 | SecPos9 | SecPos8 | Shaft | Acc3 | Acc2 | Acc1 | Acc0 |
| 0x06 | SecPos7 | SecPos6 | SecPos5 | SecPos4 | SecPos3 | SecPos2 | SecPos1 | SecPos0 |
| 0x07 |  |  |  |  | StepMode1 | StepMode0 | LOCKBT | LOCKBG |

23. Although not stored in the OTP memory the physical status of the hardware address input pins are returned by a read of the OTP contents (GetOTPparam).
24. Note for product version AMIS30621C6217G and AMIS30621C6217RG the Iholdo bit is programmed to ' 1 '.

Parameters stored at address $0 x 00$ and $0 x 01$ and bit <LOCKBT> are already programmed in the OTP memory at circuit delivery. They correspond to the calibration of the circuit and are just documented here as an indication.

Each OTP bit is at ' 0 ' when not zapped. Zapping a bit will set it to ' 1 '. Thus only bits having to be at ' 1 ' must be zapped. Zapping of a bit already at ' 1 ' is disabled. Each OTP byte will be programmed separately (see command SetOTPparam). Once OTP programming is completed, bit <LOCKBG> can be zapped to disable future zapping, otherwise any OTP bit at ' 0 ' could still be zapped by using a SetOTPparam command.

Table 18. OTP OVERWRITE PROTECTION

| Lock Bit | Protected <br> Bytes |
| :--- | :---: |
| LOCKBT (factory zapped before delivery) | $0 \times 00$ to $0 \times 01$ |
| LOCKBG | $0 \times 00$ to $0 \times 07$ |

The command used to load the application parameters via the LIN bus in the RAM prior to an OTP Memory programming is SetMotorParam. This allows for a
functional verification before using a SetOTPparam command to program and zap separately one OTP memory byte. A GetOTPparam command issued after each SetOTPparam command allows verifying the correct byte zapping.
Note: zapped bits will really be "active" after a GetOTPparam or a ResetToDefault command or after a power-up.

## Application Parameters Stored in OTP Memory

Except for the physical address <PA[3:0]> these parameters, although programmed in a non-volatile memory can still be overridden in RAM by a LIN writing operation.

PA[3:0] In combination with HW[2:0] and ADM bit, it forms the physical address $\mathrm{AD}[6: 0]$ of the stepper-motor. Up to 128 stepper-motors can theoretically be connected to the same LIN bus.
ADM Addressing mode bit enabling to swap the combination of OTP memory bits PA[3:0] with hardwired address bits HW[2:0] to form the physical address $\mathrm{AD}[6: 0]$ of the stepper motor.

Irun[3:0] Current amplitude value to be fed to each coil of the stepper-motor. The table below provides the 16 possible values for <IRUN>.

Ihold[3:0] Hold current for each coil of the stepper-motor. The table below provides the 16 possible values for <IHOLD>.

| Index | Ihold |  |  |  | Hold Current (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 59 |
| 1 | 0 | 0 | 0 | 1 | 71 |
| 2 | 0 | 0 | 1 | 0 | 84 |
| 3 | 0 | 0 | 1 | 1 | 100 |
| 4 | 0 | 1 | 0 | 0 | 119 |
| 5 | 0 | 1 | 0 | 1 | 141 |
| 6 | 0 | 1 | 1 | 0 | 168 |
| 7 | 0 | 1 | 1 | 1 | 200 |
| 8 | 1 | 0 | 0 | 0 | 238 |
| 9 | 1 | 0 | 0 | 1 | 283 |
| A | 1 | 0 | 1 | 0 | 336 |
| B | 1 | 0 | 1 | 1 | 400 |
| C | 1 | 1 | 0 | 0 | 476 |
| D | 1 | 1 | 0 | 1 | 566 |
| E | 1 | 1 | 1 | 0 | 673 |
| F | 1 | 1 | 1 | 1 | 800 |

Note: When the motor is stopped, the current is reduced from <IRUN> to <IHOLD>.

StepMode Setting of step modes.

| Step Mode |  | Step Mode |
| :---: | :---: | :---: |
| 0 | 0 | $1 / 2$ stepping |
| 0 | 1 | $1 / 4$ stepping |
| 1 | 0 | $1 / 8$ stepping |
| 1 | 1 | $1 / 16$ stepping |

Shaft This bit distinguishes between a clock-wise or counter-clock-wise rotation.

Vmax[3:0] Maximum velocity.

| Index | Vmax |  |  |  | Vmax(full step/s) | Group |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 99 | A |
| 1 | 0 | 0 | 0 | 1 | 136 |  |
| 2 | 0 | 0 | 1 | 0 | 167 |  |
| 3 | 0 | 0 | 1 | 1 | 197 |  |
| 4 | 0 | 1 | 0 | 0 | 213 |  |
| 5 | 0 | 1 | 0 | 1 | 228 |  |
| 6 | 0 | 1 | 1 | 0 | 243 |  |
| 7 | 0 | 1 | 1 | 1 | 273 |  |
| 8 | 1 | 0 | 0 | 0 | 303 |  |
| 9 | 1 | 0 | 0 | 1 | 334 |  |
| A | 1 | 0 | 1 | 0 | 364 | c |
| B | 1 | 0 | 1 | 1 | 395 |  |
| C | 1 | 1 | 0 | 0 | 456 |  |
| D | 1 | 1 | 0 | 1 | 546 |  |
| E | 1 | 1 | 1 | 0 | 729 | D |
| F | 1 | 1 | 1 | 1 | 973 |  |

Vmin[3:0] Minimum velocity.

| Index | Vmin |  |  |  | Vmax Factor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | $1 / 32$ |
| 2 | 0 | 0 | 1 | 0 | $2 / 32$ |
| 3 | 0 | 0 | 1 | 1 | $3 / 32$ |
| 4 | 0 | 1 | 0 | 0 | $4 / 32$ |
| 5 | 0 | 1 | 0 | 1 | $5 / 32$ |
| 6 | 0 | 1 | 1 | 0 | $6 / 32$ |
| 7 | 0 | 1 | 1 | 1 | $7 / 32$ |
| 8 | 1 | 0 | 0 | 0 | $8 / 32$ |
| 9 | 1 | 0 | 0 | 1 | $9 / 32$ |
| A | 1 | 0 | 1 | 0 | $10 / 32$ |
| B | 1 | 0 | 1 | 1 | $11 / 32$ |
| C | 1 | 1 | 0 | 0 | $12 / 32$ |
| D | 1 | 1 | 0 | 1 | $13 / 32$ |
| E | 1 | 1 | 1 | 0 | $14 / 32$ |
| F | 1 | 1 | 1 | 1 | $15 / 32$ |

Acc[3:0] Acceleration and deceleration between Vmax and Vmin.

| Index | Acc |  |  |  | Acceleration (Full-Steps ${ }^{2}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 49* |
| 1 | 0 | 0 | 0 | 1 | 218* |
| 2 | 0 | 0 | 1 | 0 | 1004 |
| 3 | 0 | 0 | 1 | 1 | 3609 |
| 4 | 0 | 1 | 0 | 0 | 6228 |
| 5 | 0 | 1 | 0 | 1 | 8848 |
| 6 | 0 | 1 | 1 | 0 | 11409 |
| 7 | 0 | 1 | 1 | 1 | 13970 |
| 8 | 1 | 0 | 0 | 0 | 16531 |
| 9 | 1 | 0 | 0 | 1 | 19092* |
| A | 1 | 0 | 1 | 0 | 21886* |
| B | 1 | 0 | 1 | 1 | 24447* |
| C | 1 | 1 | 0 | 0 | 27008* |
| D | 1 | 1 | 0 | 1 | 29570* |
| E | 1 | 1 | 1 | 0 | 34925* |
| F | 1 | 1 | 1 | 1 | 40047* |

*restriction on speed
SecPos[10:0] Secure Position of the stepper-motor. This is the position to which the motor is driven in case of a LIN communication loss or when the LIN error-counter overflows. If
<SecPos [10:0]> = "100 $00000000 "$, secure positioning is disabled; the stepper-motor will be kept in the position occupied at the moment these events occur. The Secure Position is coded on 11 bits only, providing actually the most significant bits of the position, the non coded least significant bits being set to ' 0 '.

AMIS-30621

Table 19. RAM REGISTERS

| Register | Mnemonic | Length (bit) | Related commands | Comment | Reset State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Actual position | ActPos | 16 | GetActualPos GetFullStatus GotoSecurePos ResetPosition | 16-bit signed |  |
| Last programmed Position | $\begin{gathered} \text { Pos/ } \\ \text { TagPos } \end{gathered}$ | 16/11 | GetFullStatus <br> GotoSecurePos <br> ResetPosition <br> SetPosition <br> SetPositionshort | 16-bit signed or 11-bit signed for half stepping (see Positioning) | Note 25 |
| Acceleration shape | AccShape | 1 | GetFullStatus ResetToDefault SetMotorParam | ' 0 ' $\Rightarrow$ normal acceleration from Vmin to Vmax ' 1 ' $\Rightarrow$ motion at Vmin without acceleration | '0' |
| Coil peak current | Irun | 4 | GetFullStatus ResetToDefault SetMotorParam | Operating current See look-up table Irun | From OTP memory |
| Coil hold current | Ihold | 4 | GetFullStatus ResetToDefault SetMotorParam | Standstill current See look-up table Ihold |  |
| Minimum Velocity | Vmin | 4 | GetFullStatus ResetToDefault SetMotorParam | See Section Minimum Velocity See look-up table Vmin |  |
| Maximum Velocity | Vmax | 4 | GetFullStatus ResetToDefault SetMotorParam | See Section Maximum Velocity See look-up table Vmax |  |
| Shaft | Shaft | 1 | GetFullStatus ResetToDefault SetMotorParam | Direction of movement |  |
| Acceleration/ deceleration | Acc | 4 | GetFullStatus <br> ResetToDefault <br> SetMotorParam | See Section Acceleration See look-up table Acc |  |
| Secure Position | SecPos | 11 | GetFullStatus ResetToDefault SetMotorParam | Target position when LIN connection fails; 11 MSB's of 16-bit position (LSB's fixed to '0') |  |
| Stepping mode | StepMode | 2 | GetFullStatus ResetToDefault SetMotorParam SetPositionShort | See Section Stepping Modes See look-up table StepMode |  |

25. A ResetToDefault command will act as a reset of the RAM content, except for ActPos and TagPos registers that are not modified.

Therefore, the application should not send a ResetToDefault during a motion, to avoid any unwanted change of parameter.

AMIS-30621

Table 20. FLAGS TABLE

| Flag | Mnemonic | Length (bit) | Related Commands | Comment | Reset State |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Charge pump failure | CPFail | 1 | GetFullStatus | ' 0 ' = charge pump OK <br> ' 1 ' = charge pump failure <br> Resets only after GetFullstatus | '0' |
| Electrical defect | EIDef | 1 | GetActualPos GetStatus GetFullStatus | <OVC1> or <OVC2> or 'open-load on coil X' or 'open-load on coil Y ' or <CPFail> Resets only after Get(Full)Status | '0' |
| External switch status | ESW | 1 | GetActualPos GetStatus GetFullStatus | $\begin{aligned} & ' 0 \text { ' = open } \\ & ' 1 \text { ' = close } \end{aligned}$ | '0' |
| Electrical flag | HS | 1 | Internal use | <CPFail> or <UV2> or <ElDef> or <VDDreset> | '0' |
| Motion status | Motion | 3 | GetFullStatus | $\begin{aligned} & \text { "x00" = Stop } \\ & \text { "001" = inner motion acceleration (CW) } \\ & \text { "010" = inner motion deceleration (CW) } \\ & " 011 "=\text { inner motion max. speed (CW) } \\ & \text { " } 101 "=\text { outer motion acceleration (CCW) } \\ & \text { " } 110 "=\text { outer motion deceleration (CCW) } \\ & \text { " } 111 " \text { = outer motion max. speed (CCW) } \end{aligned}$ | "000" |
| Over current in coil X | OVC1 | 1 | GetFullstatus | '1' = over current reset only after GetFullStatus | '0' |
| Over current in coil Y | OVC2 | 1 | GetFullstatus | ' 1 ' = over current reset only after GetFullStatus | '0' |
| Secure position enabled | SecEn | 1 | Internal use | ```'0' if <SecPos> = "100 0000 0000"``` | n.a. |
| Circuit going to Sleep mode | Sleep | 1 | Internal use | ' 1 ' = Sleep mode reset by LIN command | '0' |
| Step loss | StepLoss | 1 | GetActualPos GetStatus GetFullStatus | ' 1 ' = step loss due to under voltage, over current or open circuit | '1' |
| Motor stop | Stop | 1 | Internal use |  | '0' |
| Temperature info | Tinfo | 2 | GetActualPos GetStatus GetFullStatus | "00" = normal temperature range <br> "01" = low temperature warning <br> " 10 " = high temperature warning <br> "11" = motor shutdown | "00" |
| Thermal shutdown | TSD | 1 | GetActualPos GetStatus GetFullStatus | '1' = shutdown ( $\mathrm{T}_{\mathrm{j}}>\mathrm{T}_{\text {tsd }}$ ) <br> Resets only after Get(Full)Status and if <Tinfo> = "00" | '0' |
| Thermal warning | TW | 1 | GetActualPos GetStatus GetFullStatus | ' 1 ' = over temperature ( $\mathrm{T}_{\mathrm{j}}>\mathrm{T}_{\mathrm{tw}}$ ) <br> Resets only after Get(Full)Status and if $<$ Tinfo> = "00" | '0' |
| Battery stop voltage | UV2 | 1 | GetActualPos GetStatus GetFullStatus | $\begin{aligned} & \prime 0=V_{B B}>U V 2 \\ & 1 '=V_{B B} \leq U V 2 \end{aligned}$ <br> Resets only after Get(Full)Status | '0' |
| Digital supply reset | $\mathrm{V}_{\mathrm{DD}}$ Reset | 1 | GetActualPos GetStatus GetFullStatus | Set at ' 1 ' after power of the circuit. If this was due to a supply micro-cut, it warns that the RAM contents may have been lost; can be reset to '0' with a GetStatus or a Get(Full)Status command. | '1' |

## AMIS-30621

Priority Encoder
The table below describes the simplified state management performed by the main control block.
Table 21. PRIORITY ENCODER

| State $\rightarrow$ | Stopped | GotoPos | DualPosition | SoftStop | HardStop | ShutDown | Sleep |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Command | Motor Stopped, Ihold in Coils | Motor Motion Ongoing | No Influence on RAM and TagPos | Motor Decelerating | Motor Forced to Stop | Motor Stopped, H -bridges in $\mathrm{Hi}-\mathrm{Z}$ | No Power (Note 26) |
| GetActualPos | LIN in-frame response | LIN in-frame response | LIN in-frame response | LIN in-frame response | LIN in-frame response | LIN in-frame response |  |
| GetOTPparam | OTP refresh; LIN in-frame response | OTP refresh; LIN in-frame response | OTP refresh; LIN in-frame response | OTP refresh; LIN in-frame response | OTP refresh; LIN in-frame response | OTP refresh; LIN in-frame response |  |
| GetFullStatus or GetStatus [ attempt to clear <TSD> and <HS> flags ] | LIN in-frame response | LIN in-frame response | LIN in-frame response | LIN in-frame response | LIN in-frame response | LIN in-frame response; if ( <TSD> or <HS>) = '0' then $\rightarrow$ Stopped |  |
| ResetToDefault <br> [ ActPos and TagPos are not altered ] | OTP refresh; OTP to RAM; AccShape reset | OTP refresh; OTP to RAM; AccShape reset | OTP refresh; OTP to RAM; AccShape reset (Note 28) | OTP refresh; OTP to RAM; AccShape reset | OTP refresh; OTP to RAM; AccShape reset | OTP refresh; OTP to RAM; AccShape reset |  |
| SetMotorParam [ Master takes care about proper update ] | RAM update | RAM update | RAM update | RAM update | RAM update | RAM update |  |
| ResetPosition | TagPos and ActPos reset |  |  |  |  | TagPos and ActPos reset |  |
| SetPosition | TagPos updated; <br> $\rightarrow$ GotoPos | TagPos updated | TagPos updated |  |  |  |  |
| SetPositionShort [ half-step mode only) ] | TagPos updated; <br> $\rightarrow$ GotoPos | TagPos updated | TagPos updated |  |  |  |  |
| GotoSecPosition | If $<$ SecEn> = ' 1 ' then TagPos = SecPos; $\rightarrow$ GotoPos | If <SecEn> = ' 1 ' then TagPos = SecPos | If <SecEn> = '1' then TagPos = SecPos |  |  |  |  |
| DualPosition | $\rightarrow$ DualPosition |  |  |  |  |  |  |
| HardStop |  | $\rightarrow$ HardStop; <StepLoss> = '1' | $\rightarrow$ HardStop; <br> <StepLoss> = '1' | $\rightarrow$ HardStop; <StepLoss> = '1' |  |  |  |
| SoftStop |  | $\rightarrow$ SoftStop |  |  |  |  |  |
| Sleep or LIN timeout [ $\Rightarrow$ <Sleep> = '1', reset by any LIN command received later ] | See Note 34 | If <SecEn> = ' 1 ' then TagPos = SecPos else $\rightarrow$ SoftStop | If <SecEn> = ' 1 ' then TagPos = SecPos; will be evaluated after DualPosition | No action; <Sleep> flag will be evaluated when motor stops | No action; <Sleep> flag will be evaluated when motor stops | $\rightarrow$ Sleep |  |
| $\begin{gathered} \text { HardStop } \\ {[\Leftrightarrow(<\text { CPFail }>\text { or }<\text { UV2> or }} \\ <\text { ElDef }>)=\text { '1' } \Rightarrow<\text { HS }>= \\ \text { '1'] } \end{gathered}$ | $\rightarrow$ Shutdown | $\rightarrow$ HardStop | $\rightarrow$ HardStop | $\rightarrow$ HardStop |  |  |  |
| Thermal shutdown [ <TSD> = '1'] | $\rightarrow$ Shutdown | $\rightarrow$ SoftStop | $\rightarrow$ SoftStop |  |  |  |  |
| Motion finished | n.a. | $\rightarrow$ Stopped | $\rightarrow$ Stopped | $\rightarrow$ Stopped; TagPos =ActPos | $\rightarrow$ Stopped; <br> TagPos =ActPos | n.a. | n.a. |

## With the Following Color Code:

Command IgnoredTransition to Another State
Master is responsible for proper update (see Note 32)
NOTE: See table notes on the following page.

## AMIS-30621

26. Leaving sleep state is equivalent to POR.
27. After POR, the shutdown state is entered. The shutdown state can only be left after GetFullStatus command (so that the master could read the $<\mathrm{V}_{\mathrm{DD}}$ Reset> flag).
28. A DualPosition sequence runs with a separate set of RAM registers. The parameters that are not specified in a DualPosition command are loaded with the values stored in RAM at the moment the DualPosition sequence starts. AccShape is forced to ' 1 ' during second motion even if a ResettoDefault command is issued during a DualPosition sequence, in which case AccShape at ' 0 ' will be taken into account after the DualPosition sequence. A GetFullstatus command will return the default parameters for Vmax and Vmin stored in RAM.
29. The <Sleep> flag is set to ' 1 ' when a LIN timeout or a sleep command occurs. It is reset by the next LIN command (<Sleep> is cancelled if not activated yet).
30. Shutdown state can be left only when <TSD> and <HS> flags are reset.
31.Flags can be reset only after the master could read them via a GetStatus or GetFullStatus command, and provided the physical conditions allow for it (normal temperature, correct battery voltage and no electrical or charge pump defect).
31. A SetMotorParam command sent while a motion is ongoing (state GotoPos) should not attempt to modify Acc and Vmin values. This can be done during a DualPosition sequence since this motion uses its own parameters, the new parameters will be taken into account at the next SetPosition or SetPositionShort command.
32. Some transitions like GotoPos $\rightarrow$ sleep are actually done via several states: GotoPos $\rightarrow$ SoftStop $\rightarrow$ Stopped $\rightarrow$ Sleep (see diagram below).
33. Two transitions are possible from state stopped when <Sleep> = ' 1 ':
1) Transition to state sleep if (<SecEn> = '0') or ((<SecEn> = '1') and (ActPos $=$ SecPos)) or <Stop> = '1'
2) Otherwise transition to state GotoPos, with TagPos = SecPos
$35 .<$ SecEn> = '1' when register SecPos is loaded with a value different from the most negative value (i.e. different from $0 \times 400=" 1000000$ 0000")
36. <Stop> flag allows to distinguish whether state stopped was entered after HardStop/SoftStop or not. <Stop> is set to ' 1 ' when leaving state HardStop or SoftStop and is reset during first clock edge occurring in state stopped.
37. Command for dynamic assignment of Ids is decoded in all states except sleep and has not effect on the current state.
38. While in state stopped, if ActPos $\rightarrow$ TagPos there is a transition to state GotoPos. This transition has the lowest priority, meaning that <Sleep>, <Stop>, <TSD>, etc. are first evaluated for possible transitions.
39. If <StepLoss> is active, then SetPosition, SetPositionShort and GotoSecurePosition commands are ignored (they will not modify TagPos register whatever the state), and motion to secure position is forbidden after a Sleep command or a LIN timeout (the circuit will go into sleep state immediately, without positioning to secure position). Other command like DualPosition or ResetPosition will be executed if allowed by current state. <StepLoss> can only be cleared by a GetStatus or GetFullStatus command


Figure 17. Simplified State Diagram

## Motordriver

## Current Waveforms in the Coils

Figure 18 below illustrates the current fed to the motor coils by the motor driver in half-step mode.


Figure 18. Current Waveforms in Motor Coils $X$ and $Y$ in Halfstep Mode
Whereas Figure 19 below shows the current fed to the coils in $1 / 16^{\text {th }}$ micro stepping ( 1 electrical period).


Figure 19. Current Waveforms in Motor Coils $X$ and $Y$ in $1 / 16^{\text {th }}$ Micro-Step Mode

## PWM Regulation

In order to force a given current (determined by <Irun> or <Ihold> and the current position of the rotor) through the motor coil while ensuring high energy transfer efficiency, a regulation based on PWM principle is used. The regulation loop performs a comparison of the sensed output current to an internal reference, and features a digital regulation generating the PWM signal that drives the output
switches. The zoom over one micro-step in the Figure 19 above shows how the PWM circuit performs this regulation.

## Motor Starting Phase

At motion start, the currents in the coils are directly switched from <Ihold> to <Irun> with a new sine/cosine ratio corresponding to the first half (or micro-) step of the motion.

## Motor Stopping Phase

At the end of the deceleration phase, the currents are maintained in the coils at their actual DC level (hence keeping the sine/cosine ratio between coils) during the stabilization time $\mathrm{t}_{\text {stab }}$ (see AC Table). The currents are then
set to the hold values, respectively Ihold $x$ $\sin (T a g P o s)$ and Ihold $x \operatorname{cos(TagPos),~as~}$ illustrated below. A new positioning order can then be executed.


Figure 20. Motor Stopping Phase

## Charge Pump Monitoring

If the charge pump voltage is not sufficient for driving the high side transistors (due to a failure), an internal HardStop command is issued. This is acknowledged to the master by raising flag <CPFail> (available with command GetFullStatus).

In case this failure occurs while a motion is ongoing, the flag <StepLoss> is also raised.

## Electrical Defect on Coils, Detection and Confirmation

The principle relies on the detection of a voltage drop on at least one transistor of the H -bridge. Then the decision is taken to open the transistors of the defective bridge.
This allows the detection the following short circuits:

- External coil short circuit
- Short between one terminal of the coil and Vbat or GND
- One cannot detect an internal short in the motor.

Open circuits are detected by $100 \%$ PWM duty cycle value during one electrical period with duration, determined by Vmin.

Table 22. ELECTRICAL DEFECT DETECTION

| Pins | Fault mode |
| :--- | :--- |
| Yi or Xi | Short circuit to GND |
| Yi or Xi | Short circuit to Vbat |
| Yi or Xi | Open |
| Y 1 and Y 2 | Short circuited |
| X 1 and X 2 | Short circuited |
| Xi and Yi | Short circuited |

## Motor Shutdown Mode

A motor shutdown occurs when:

- The chip temperature rises above the thermal shutdown threshold Ttsd (see Thermal Shutdown Mode).
- The battery voltage goes below UV2 (see Battery Voltage Management).
- The charge pump voltage goes below the charge pump comparator level Flag <CPFail> = ' 1 ', meaning there is a charge pump failure.
- Flag <ElDef> = ' 1 ', meaning an electrical problem is detected on one or both coils, e.g. a short circuit.
A motor shutdown leads to the following:
- H-bridges in high impedance mode.
- The <TagPos> register is loaded with the <ActPos>.
- The LIN interface remains active, being able to receive orders or send status.
The conditions to get out of a motor shutdown mode are:
- Reception of a GetStatus or GetFullStatus command AND
- The four above causes are no longer detected

This leads to H -bridges going in Ihold mode. Hence, the circuit is ready to execute any positioning command.
This can be illustrated in the following sequence given as an application example. The master can check whether there is a problem or not and decide which application strategy to adopt.

Table 23. EXAMPLE OF POSSIBLE SEQUENCE USED TO DETECT AND DETERMINE CAUSE OF MOTOR SHUTDOWN

| $\begin{gathered} \mathrm{T}_{\mathrm{J}} \geq \text { Tsd or } \\ \mathrm{V}_{\mathrm{BB}} \leq \mathrm{UV} 2 \text { or } \\ \text { <ElDef> = '1' or } \\ \text { <CPFail> = '1' } \\ \downarrow \end{gathered}$ | SetPosition frame $\downarrow$ | GetFullStatus or GetStatus frame $\downarrow$ | GetFulIStatus or GetStatus frame $\downarrow$... |
| :---: | :---: | :---: | :---: |
| - The circuit is driven in motor shutdown mode - The application is not aware of this | - The position set-point is updated by the LIN Master <br> - Motor shutdown mode <br> $\Rightarrow$ no motion <br> - The application is still unaware | - The application is aware of a problem | - Possible confirmation of the problem |
|  |  | - Reset <TW> or <TSD> or <UV2> or <StepLoss> or <ElDef> or <CPFail> by the application <br> - Possible new detection of over temperature or low voltage or electrical problem $\Rightarrow$ Circuit sets <TW> or <TSD> or <UV2> or <StepLoss> or <ElDef> or <CPFail> again at '1' |  |

Important: While in shutdown mode, since there is no hold current in the coils, the mechanical load can cause a step loss, which indeed cannot be flagged by the AMIS-30621.

If the LIN communication is lost while in shutdown mode, the circuit enters the sleep mode immediately (Note 1).
Warning: The application should limit the number of consecutive GetStatus or GetFullStatus
commands to try to get the AMIS-30621 out of shutdown mode when this proves to be unsuccessful, e.g. there is a permanent defect. The reliability of the circuit could be altered since Get (Full) Status attempts to disable the protection of the H -bridges.
Note 1: The Priority Encoder is describing the management of states and commands.

## LIN CONTROLLER

## General Description

The LIN (local interconnect network) is a serial communications protocol that efficiently supports the control of mechatronics nodes in distributed automotive applications. The physical interface implemented in the AMIS-30621 is compliant to the LIN rev. 2.0 \& 2.1 specifications. It features a slave node, thus allowing for:

- single-master / multiple-slave communication
- self synchronization without quartz or ceramics resonator in the slave nodes
- guaranteed latency times for signal transmission
- single-signal-wire communication
- transmission speed of $19.2 \mathrm{kbit} / \mathrm{s}$
- selectable length of Message Frame: 2, 4, and 8 bytes
- configuration flexibility
- data checksum (classic checksum, cf. LIN1.3) security and error detection
- detection of defective nodes in the network

It includes the analog physical layer and the digital protocol handler.
The analog circuitry implements a low side driver with a pull-up resistor as a transmitter, and a resistive divider with a comparator as a receiver. The specification of the line driver/receiver follows the ISO 9141 standard with some enhancements regarding the EMI behavior.


Figure 21. LIN Interface

## Slave Operational Range for Proper Self Synchronization

The LIN interface will synchronize properly in the following conditions:

- Vbat $\geq 8 \mathrm{~V} \mathrm{~V}_{\mathrm{BB}} \geq 7.3 \mathrm{~V}$
- Ground shift between master node and slave node < $\pm 1 \mathrm{~V}$
It is highly recommended to use the same type of reverse battery voltage protection diode for the Master and the Slave nodes.


## Functional Description

## Analog Part

The transmitter is a low-side driver with a pull-up resistor and slope control. The receiver mainly consists of a comparator with a threshold equal to $\mathrm{V}_{\mathrm{BB}} / 2$. Figure 5 shows
the characteristics of the transmitted and received signal. See AC Parameters for timing values.

## Protocol Handler

This block implements:

- Bit Synchronization
- Bit Timing
- The MAC Layer
- The LLC Layer
- The Supervisor


## Error Status Register

The LIN interface implements a register containing an error status of the LIN communication. This register is as follows:

Table 24. LIN ERROR REGISTER

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Not used | Not used | Not used | Not used | Time out <br> error | Data error <br> Flag | Header error <br> Flag | Bit error Flag |

With:

- Time out error: The message frame is not fully completed within the maximum length TFRAME_MAX
- Data error flag: Checksum error $\oplus$ StopBit error $\oplus$ Length error
- Header error flag:Parity $\oplus$ SynchField error
- Bit error flag: Difference in bit sent and bit monitored on the LIN bus

A GetFullStatus frame will reset the error status register.

## Physical Address of the Circuit

The circuit must be provided with a physical address in order to discriminate it from other ones on the LIN bus. This address is coded on 7 bits, yielding the theoretical possibility of 128 different circuits on the same bus.


Figure 22. 7-bit LIN Address

However the maximum number of nodes in a LIN network is also limited by the physical properties of the bus line. It is recommended to limit the number of nodes in a LIN network to not exceed 16. Otherwise the reduced network impedance may prohibit a fault free communication under worst case conditions. Every additional node lowers the network impedance by approximately three percent.

All LIN commands are using 7-bit addressing except SetPositionShort where only the four least significant address bits are used. These bits are shaded in Figure 23. The ADMbit allows the use of "SetPositionShort". This give coverage for slaves with different PA3 // HW2 addresses which are attached to the same LIN bus.

The physical address AD [6:0] is a combination of four OTP memory bits PA[3:0] from the OTP Memory Structure and the hardwired address bits HW[2:0]. Depending on the addressing mode (ADM -bit in OTP Memory Structure) the combination is as illustrated in Figure 23.


Figure 23. Combination of OTP and Hardwired Address Bits in Function of ADM

Note: Pins HW0 and HW1 are 5 V digital inputs, whereas pin HW2 is compliant with a 12 V level, e.g. it can be connected to Vbat or GND via a terminal of the PCB. For SetPositionShort operation: It is recommended to set HW0 and HW1 to ' 1 '. If the ADM bit is set to ' 1 ' the PA0 bit in OTP has to programmed to ' 1 '. If the ADM bit is set to ' 0 ', HW2 has to be set to ' 1 '.

## LIN Frames

The LIN frames can be divided in writing and reading frames. A frame is composed of an 8-bit Identifier followed by 2,4 or 8 data-bytes and a checksum byte.
Note: the checksum is conform LIN1.3, classic checksum calculation over only data bytes. (Checksum is an inverted 8 -bit sum with carry over all data bytes.)
Writing frames will be used to:

- Program the OTP Memory;
- Configure the component with the stepper-motor parameters (current, speed, stepping-mode, etc.);
- Provide set-point position for the stepper-motor;
- Control the motion state machine.

Whereas reading frames will be used to:

- Get the actual position of the stepper-motor;
- Get status information such as error flags;
- Verify the right programming and configuration of the component.


## Writing Frames

The LIN master sends commands and/or information to the slave nodes by means of a writing frame. According to the LIN specification, identifiers are to be used to determine
a specific action. If a physical addressing is needed, then some bits of the data field can be dedicated to this, as illustrated in the example below.

<ID6> and <ID7> are used for parity check over <ID0> to <ID5>, conform LIN1.3 specification. <ID6> = <ID0> $\otimes$ $<$ ID1 $>\otimes<$ ID2 $>\otimes<$ ID4> (even parity) and <ID7> $=$ NOT $<$ ID1 $>\otimes<$ ID3 $>\otimes<$ ID4 $>\otimes<$ ID5 $>$ ) (odd parity).

Another possibility is to determine the specific action within the data field in order to use less identifiers. One can
for example use the reserved identifier $0 \times 3 \mathrm{C}$ and take advantage of the 8 byte data field to provide a physical address, a command and the needed parameters for the action, as illustrated in the example below.

| ID | Data Byte 1 |  | Data Byte 2 | Data Byte 3 | Data Byte 4 | Data Byte 5 | Data Byte 6 | Data Byte 7 | Data Byte 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x3C | $\mathbf{0 0}$ |  | $\mathbf{1}$ |  |  |  |  |  |  |
|  | AppCmd | command | physical <br> address | parameters |  |  |  |  |  |

NOTE: Bit 7 of Data byte 1 must be at ' 1 ' since the LIN specification requires that contents from $0 \times 00$ to $0 \times 7 \mathrm{~F}$ must be reserved for broadcast messages ( $0 \times 00$ being for the "Sleep" message). See also LIN command Sleep

The writing frames used with the AMIS-30621 are the following:

Type \#1: General purpose two or four data bytes writing frame with a dynamically assigned identifier. This type is dedicated to short writing actions when the bus load can be an issue. They are used to provide direct command to one ( $<$ Broad $>=$ ' 1 ') or all the slave nodes
(<Broad> = '0'). If $\langle$ Broad $\rangle=$ ' 1 ', the physical address of the slave node is provided by the 7 remaining bits of DATA2. DATA1 will contain the command code (see Dynamic assignment of Identifiers), while, if present, DATA3 to DATA4 will contain the command parameters, as shown below.

| ID |  |  |  | Data1 |  | Data2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data3 ... |  |  |  |  |  |  |  |
| ID0 | ID1 | ID2 | ID3 | ID4 | ID5 | ID6 | ID7 |
| In | command | Physical address | Broad | Parameters ... |  |  |  |

NOTE: <ID4> and <ID5> indicate the number of data bytes.

| ID5 | ID4 | Ndata (number of data fields) |
| :---: | :---: | :---: |
| 0 | 0 | 2 |
| 0 | 1 | 2 |
| 1 | 0 | 4 |
| 1 | 1 | 8 |

Type \#2: two, four or eight data bytes writing frame with an identifier dynamically assigned to an application command, regardless of the physical address of the circuit.

Type \#3: two data bytes writing frame with an identifier dynamically assigned to a particular slave node together with an application command. This type of frame requires that there are as many dynamically assigned identifiers as there are AMIS-30621 circuits using this command connected to the LIN bus.
Type \#4: eight data bytes writing frame with $0 \times 3 \mathrm{C}$ identifier.

## Reading Frames

A reading frame uses an in-frame response mechanism. That is: the master initiates the frame (synchronization field + identifier field), and one slave sends back the data field together with the check field. Hence, two types of identifiers can be used for a reading frame:

- Direct ID, which points at a particular slave node, indicating at the same time which kind of information is awaited from this slave node, thus triggering a specific command. This ID provides the fastest access to a read command but is forbidden for any other action.
- Indirect ID, which only specifies a reading command, the physical address of the slave node that must answer having been passed in a previous writing frame, called a preparing frame. Indirect ID gives more flexibility than a direct one, but provides a slower access to a read command.


## NOTES:

1. A reading frame with indirect ID must always be consecutive to a preparing frame. It will otherwise not be taken into account.
2. A reading frame will always return the physical address of the answering slave node in order to ensure robustness in the communication.
The reading frames, used with the AMIS-30621, are the following:

Type \#5: two, four or eight Data bytes reading frame with a direct identifier dynamically assigned to
a particular slave node together with an application command. A preparing frame is not needed.
Type \#6: eight Data bytes reading frame with 0x3D identifier. This is intrinsically an indirect type, needing therefore a preparation frame. It has the advantage to use a reserved identifier. (Note: because of the parity calculation done by the master, the identifier becomes 0x7D as physical data over the bus).

## Preparing Frames

A preparing frame is a frame from the master that warns a particular slave node that it will have to answer in the next frame (being a reading frame). A preparing frame is needed when a reading frame does not use a dynamically assigned direct ID. Preparing and reading frames must be consecutive. A preparing frame will contain the physical address of the LIN slave node that must answer in the reading frame and will also contain a command indicating which kind of information is awaited from the slave.

The preparing frames used with the AMIS-30621 can be of type \#7 or type \#8 described below.

Type \#7: two data bytes writing frame with dynamically assigned identifier. The identifier of the preparing frame has to be assigned to ROM pointer 1000, see Table 28.

Table 25. PREPARING FRAME \#7

|  |  | Sytructure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | $*$ | $*$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | 1 | CMD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | 1 | Checksum over data |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
Type \#8: eight data bytes preparing frame with $0 \times 3 \mathrm{C}$ identifier.

Table 26. PREPARING FRAME \#8

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | AppCMD = ... |  |  |  |  |  |  |  |
| 2 | Data 2 | 1 | CMD[6:0] |  |  |  |  |  |  |
| 3 | Data 3 | 1 | AD[6:0] |  |  |  |  |  |  |
| 4 | Data 4 | Data4[7:0] FF |  |  |  |  |  |  |  |
| 5 | Data 5 | Data5[7:0] FF |  |  |  |  |  |  |  |
| 6 | Data 6 | Data6[7:0] FF |  |  |  |  |  |  |  |
| 7 | Data 7 | Data7[7:0] FF |  |  |  |  |  |  |  |
| 8 | Data 8 | Data8[7:0] FF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
AppCMD: If = ' $0 \times 80$ ' this indicates that Data 2 contains an application command
CMD[6:0]: Application Command "byte"
$\mathrm{AD}[6: 0]$ : Slave node physical address
Datan[7:0]: Data transmitted

## Dynamic Assignment of Identifiers

The identifier field in the LIN datagram denotes the content of the message. Six identifier bits and two parity bits are used to represent the content. The identifiers $0 \times 3 \mathrm{C}$ and $0 \times 3 \mathrm{~F}$ are reserved for command frames and extended frames. Slave nodes need to be very flexible to adapt itself to a given LIN network in order to avoid conflicts with slave nodes from different manufacturers. Dynamic assignment of the identifiers will fulfill this requirement by writing identifiers into the circuits RAM. ROM pointers are linking commands and dynamic identifiers together. A writing
frame with identifier $0 \times 3 \mathrm{C}$ issued by the LIN master will write dynamic identifiers into the RAM. One writing frame is able to assign 4 identifiers; therefore 3 frames are needed to assign all identifiers. Each ROM pointer $<$ ROMp_x [3:0]> place the corresponding dynamic identifier <Dyn_ID_x [5:0]> at the correct place in the RAM (see Table below: LIN - Dynamic Identifiers Writing Frame).
When setting <Broad> to zero broadcasting is active and each slave on the LIN bus will store the same dynamic identifiers, otherwise only the slave with the corresponding slave address is programmed.

AMIS-30621

Table 27. DYNAMIC IDENTIFIERS WRITING FRAME

|  | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0x3C |  |  |  |  |  |  |  |
| 1 | AppCMD | 0x80 |  |  |  |  |  |  |  |
| 2 | CMD | 1 | 0x11 |  |  |  |  |  |  |
| 3 | Address | Broad | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | ADO |
| 4 | Data | DynID_1[3:0] |  |  |  | ROMp_1[3:0] |  |  |  |
| 5 | Data | DynID_2[1:0] |  | ROMp_2[3:0] |  |  |  | DynID_1[5:4] |  |
| 6 | Data | ROMp_3[3:0] |  |  |  | DynID_2[5:2] |  |  |  |
| 7 | Data | ROMp_4[1:0] |  | DynID_3[5:0] |  |  |  |  |  |
| 8 | Data | DynID_4[5:0] |  |  |  |  |  | ROMp_4[3:2] |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
CMD[6:0]: $0 \times 11$, corresponding to dynamic assignment of four LIN identifiers
Broad:If <Broad> = ' 0 ' all the circuits connected to the LIN bus will share the same dynamically assigned identifiers.
Dyn_ID_x [5:0]: Dynamically assigned LIN identifier to the application command which ROM pointer is <ROMp_x [3:0]>
One frame allows only assigning of four identifiers. Therefore, additional frames could be needed in order to assign more identifiers (maximum three for the AMIS-30621).


Figure 24. Principle of Dynamic Command Assignment

AMIS-30621

## Commands Table

Table 28. LIN COMMANDS WITH CORRESPONDING ROM POINTER

| Command Mmnemonic | Command Byte (CMD) |  | Dynamic ID (Example) | ROM Pointer |
| :---: | :---: | :---: | :---: | :---: |
| GetActualPos | 000000 | 0x00 | 100xxx | 0010 |
| GetFullstatus | 000001 | $0 \times 01$ | n.a. |  |
| GetOTPparam | 000010 | $0 \times 02$ | n.a. |  |
| GetStatus | 000011 | 0x03 | 000xxx | 0011 |
| GotoSecurePosition | 000100 | 0x04 | n.a. |  |
| HardStop | 000101 | 0x05 | n.a. |  |
| ResetPosition | 000110 | 0x06 | n.a. |  |
| ResetToDefault | 000111 | $0 \times 07$ | n.a. |  |
| SetDualPosition | 001000 | $0 \times 08$ | n.a. |  |
| SetMotorParam | 001001 | 0x09 | n.a. |  |
| SetOTPparam | 010000 | $0 \times 10$ | n.a. |  |
| SetPosition (16-bit) | 001011 | 0x0B | 010xxx | 0100 |
| SetPositionShort (1 motor) | 001100 | 0x0C | 001001 | 0101 |
| SetPositionShort (2 motors) | 001101 | 0x0D | 101001 | 0110 |
| SetPositionShort (4 motors) | 001110 | 0x0E | 111001 | 0111 |
| Sleep |  |  | n.a. |  |
| SoftStop | 001111 | 0x0F | n.a. |  |
| Dynamic ID assignment | 010001 | $0 \times 11$ | n.a. |  |
| General purpose 2 Data bytes |  |  | 011000 | 0000 |
| General purpose 4 Data bytes |  |  | 101000 | 0001 |
| Preparing frame |  |  | 011010 | 1000 |

NOTE: "Xxx" allows addressing physically a slave node. Therefore, these dynamic identifiers cannot be used for more than eight stepper motors. Only nine ROM pointers are needed for the AMIS-30621.

## LIN Lost Behavior

## Introduction

When the LIN communication is broken for a duration of 25000 consecutive frames (= $1.30 \mathrm{~s} @ 19200 \mathrm{kbit} / \mathrm{s}$ ) AMIS-30621 sets an internal flag called "LIN lost". Dependant on the contents of RAM register SecPos[10:0] a motion to the secure position will start followed by entering the sleep mode.

## Motion to Secure Position

AMIS-30621 is able to perform an autonomous motion to the predefined secure position SecPos[10:0]. This positioning starts after the detection of lost LIN communication and in case RAM register SecPos[10:0] $\neq$ $0 x 400$. The functional behavior depends if LIN communication is lost during normal operation (see Figure 25 case A) or at (or before) start-up (See Figure 25 state SHUTDOWN):


Figure 25. Flow Chart Powerup of AMIS-30621. Case A: LIN Lost During Operation and LIN Lost at Start-up Resulting in Shutdown

## LIN Lost During Normal Operation

If the LIN communication is lost during normal operation, it is assumed that AMIS-30621 is referenced. In other words the ActPos register contains the "real" actual position. At LIN - lost an absolute positioning to the stored secure position SecPos is done. This is further called secure positioning. Following sequence will be followed. See Figure 26.
"SecPos[10:0]" from RAM register will be used. This can be different from OTP register if earlier LIN master communication has updated this. See also Secure Position and command SetMotorParam.

1. If the LIN communication is lost there are two possibilities:
I. If $\operatorname{Sec} \operatorname{Pos}[10: 0]=0 \times 400$ :

No secure positioning will be performed
AMIS-30621 will enter the SLEEP state
II. If SecPos[10:0] $\neq 0 \times 400$ :

Perform a secure positioning. This is an absolute positioning (slave knows its ActPos. SecPos[10:0] will be copied in TagPos).
After the positioning is finished AMIS-30621 will enter the SLEEP state.

## Important Remarks:

1. The secure position has a resolution of 11 bit.
2. Same behavior in case of HW2 float (= lost LIN address). See also Hardwired Address HW2


Figure 26. Case A: LIN Lost During Normal Operation

## LIN Lost Before or at Power On

If the LIN communication is lost before or at power on, no correct GetFullStatus command is received. For that reason the ShutDown state is not left and the stepper motor is kept un-powered.

## AMIS-30621

## LIN APPLICATION COMMANDS

## Introduction

The LIN Master will have to use commands to manage the different application tasks the AMIS-30621 can feature. The commands summary is given in Table 29 below.

Table 29. COMMANDS SUMMARY

| Command |  | Frames |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Code | Prep \# | Read \# | Write \# | Description |

## READING COMMAND

| GetActualPos | $0 \times 00$ | 7,8 | 5,6 |  | Returns the actual position of the motor |
| :--- | :---: | :---: | :---: | :--- | :--- |
| GetFullStatus | $0 \times 01$ | 7,8 | 6 |  | Returns a complete status of the circuit |
| GetOTPparam | $0 \times 02$ | 7,8 | 6 |  | Returns the OTP memory content |
| GetStatus | $0 \times 03$ |  | 5 |  | Returns a short status of the circuit |

## WRITING COMMANDS

| GotoSecurePosition | $0 \times 04$ |  |  | 1 | Drives the motor to its secure position |
| :--- | :--- | :--- | :--- | :--- | :--- |
| HardStop | $0 \times 05$ |  |  | 1 | Immediate motor stop |
| ResetPosition | $0 \times 06$ |  |  | 1 | Actual position becomes the zero position |
| ResetToDefault | $0 \times 07$ |  |  | 1 | Ram Content reset |
| SetDualPosition | $0 \times 08$ |  |  | 4 | Drives the motor to 2 different positions with dif- <br> ferent speeds |
| SetMotorParam | $0 \times 09$ |  |  | 4 | Programs the motion parameters and values for <br> the current in the motor's coils |
| SetOTPparam | $0 \times 10$ |  |  | 4 | Programs (and zaps) a selected byte of the OTP <br> memory |
| SetPosition | $0 \times 0 \mathrm{~B}$ |  |  | $1,3,4$ | Drives the motor to a given position |
| SetPositionShort (1 m.) | $0 \times 0 \mathrm{C}$ |  |  | 2 | Drives the motor to a given position (half step <br> mode only) |
| SetPositionShort (2 m.) | $0 \times 0 \mathrm{D}$ |  |  | 2 | Drives two motors to 2 given positions (half step <br> only) |
| SetPositionShort (4 m.) | $0 \times 0 \mathrm{E}$ |  |  | Drives four motors to 4 given positions (half step <br> only) |  |

## SERVICE COMMANDS

| Sleep |  |  |  | 1 | Drives circuit into sleep mode |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SoftStop | $0 \times 0 F$ |  |  | 1 | Motor stopping with a deceleration phase |

These commands are described hereafter, with their corresponding LIN frames. Refer to LIN Frames for more details on LIN frames, particularly for what concerns dynamic assignment of identifiers. A color coding is used to
distinguish between master and slave parts within the frames and to highlight dynamic identifiers. An example is shown below.


Figure 27. Color Code Used in the Definition of LIN Frames

Usually, the AMIS-30621 makes use of dynamic identifiers for general-purpose two, four or eight bytes writing frames. If dynamic identifiers are used for other purposes, this is acknowledged. Some frames implement a <Broad> bit that allows addressing a command to all the AMIS-30621 circuits connected to the same LIN bus. <Broad> is active when at ' 0 ', in which case the physical address provided in the frame is thus not taken into account by the slave nodes.

## Application Commands

## GetActualPos

This command is provided to the circuit by the LIN master to get the actual position of the stepper-motor. This position (<ActPos[15:0]>) is returned in signed two's complement 16-bit format. One should note that according to the programmed stepping mode, the LSB's of <ActPos [15:0]> may have no meaning and should be assumed to be ' 0 ', as described in Position Ranges. GetActualPos also provides a quick status of the circuit and the stepper-motor, identical to that obtained by command GetStatus (see further).
Note: A GetActualPos command will not attempt to reset any flag.
GetActualPos corresponds to the following LIN reading frames.

1. four data bytes in-frame response with direct ID (type \#5)

Table 30. READING FRAME

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | 1 | 0 | ID3 | ID2 | ID1 | IDO |
| 1 | Data 1 | ESW | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | ActPos[15:8] |  |  |  |  |  |  |  |
| 3 | Data 3 | ActPos[7:0] |  |  |  |  |  |  |  |
| 4 | Data 4 | $\mathrm{V}_{\text {DDReset }}$ | StepLoss | EIDef | UV2 | TSD | TW |  |  |
| 5 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
ID[5:0]: Dynamically allocated direct identifier. There should be as many dedicated identifiers to this GetActualPos command as there are stepper-motors connected to the LIN bus.
Note: Bit 5 and bit 4 in byte 0 indicate the number of data bytes.
2. The master sends either a type \#7 or type \#8 preparing frame. After the type \#7 or \#8 preparing frame, the master sends a reading frame type\#6 to retrieve the circuit's in-frame response.

Table 31. GetActualPos PREPARING FRAME TYPE \#7

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | ${ }^{*}$ | $*$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | 1 | CMD[6:0] $=0 \times 00$ |  |  |  |  |  |  |
| 2 | Data 2 | 1 | Checksum over data |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

AMIS-30621

Table 32. GetActualPos READING FRAME TYPE \#6

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | ESW | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | ActPos[15:8] |  |  |  |  |  |  |  |
| 3 | Data 3 | ActPos[7:0] |  |  |  |  |  |  |  |
| 4 | Data 4 | $\mathrm{V}_{\text {DDReset }}$ | StepLoss | EIDef | UV2 | TSD | TW |  |  |
| 5 | Data 5 | 0xFF |  |  |  |  |  |  |  |
| 6 | Data 6 | 0xFF |  |  |  |  |  |  |  |
| 7 | Data 7 | 0xFF |  |  |  |  |  |  |  |
| 8 | Data 8 | 0xFF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
(*) According to parity computation

Table 33. GetActualPos PREPARING FRAME TYPE \#8

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | AppCMD $=80$ |  |  |  |  |  |  |  |
| 2 | Data 2 | 1 | CMD[6:0] $=0 \times 00$ |  |  |  |  |  |  |
| 3 | Data 3 | 1 | AD[6:0] |  |  |  |  |  |  |
| 4 | Data 4 | Data4[7:0] FF |  |  |  |  |  |  |  |
| 5 | Data 5 | Data5[7:0] FF |  |  |  |  |  |  |  |
| 6 | Data 6 | Data6[7:0] FF |  |  |  |  |  |  |  |
| 7 | Data 7 | Data7[7:0] FF |  |  |  |  |  |  |  |
| 8 | Data 8 | Data8[7:0] FF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Table 34. GetActualPos READING FRAME TYPE \#6

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | ESW | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | ActPos[15:8] |  |  |  |  |  |  |  |
| 3 | Data 3 | ActPos[7:0] |  |  |  |  |  |  |  |
| 4 | Data 4 | $V_{\text {DDReset }}$ | StepLoss | EIDef | UV2 | TSD | TW |  |  |
| 5 | Data 5 | 0xFF |  |  |  |  |  |  |  |
| 6 | Data 6 | 0xFF |  |  |  |  |  |  |  |
| 7 | Data 7 | 0xFF |  |  |  |  |  |  |  |
| 8 | Data 8 | 0xFF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

## AMIS-30621

## GetFullStatus

This command is provided to the circuit by the LIN master to get a complete status of the circuit and the stepper-motor. Refer to RAM Registers and Flags Table to see the meaning of the parameters sent to the LIN master.
Note: A GetFullStatus command will attempt to reset flags <TW>, <TSD>, <UV2>, <ElDef>, <StepLoss>, <CPFail>, <OVC1>, <OVC2>, <VddReset>.

The master sends either type\#7 or type\#8 preparing frame. GetFullStatus corresponds to 2 successive LIN in-frame responses with 0x3D indirect ID.
Note: It is not mandatory for the LIN master to initiate the second in-frame response if the data in the second response frame is not needed by the application.

1. The master sends a type \#7 preparing frame. After the type\#7 preparing frame, the master sends a reading frame type\#6 to retrieve the circuit's in-frame response.

Table 35. GetFulIStatus PREPARING FRAME TYPE \#7

|  |  | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | $*$ | $*$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | 1 | CMD[6:0] $0 \times 01$ |  |  |  |  |  |  |
| 2 | Data 2 | 1 | AD[6:0] |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

Table 36. GetFullStatus READING FRAME TYPE \#6 (1)

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | 1 | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | Irun[3:0] |  |  |  | Ihold[3:0] |  |  |  |
| 3 | Data 3 | $\mathrm{Vmax}[3: 0]$ |  |  |  | Vmin[3:0] |  |  |  |
| 4 | Data 4 | AccShape | StepMode[1:0] |  | Shaft | Acc[3:0] |  |  |  |
| 5 | Data 5 | $V_{\text {DDReset }}$ | StepLoss | EIDef | UV2 | TSD | TW |  |  |
| 6 | Data 6 | Motion[2:0] |  |  | ESW | OVC1 | OVC2 | 1 | CPFail |
| 7 | Data 7 | 1 | 1 | 1 | 1 | TimeE | DataE | HeadE | BitE |
| 8 | Data 8 | 0xFF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Table 37. GetFullStatus READING FRAME TYPE \#6 (2)

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | 1 | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | ActPos[15:8] |  |  |  |  |  |  |  |
| 3 | Data 3 | ActPos[7:0] |  |  |  |  |  |  |  |
| 4 | Data 4 | TagPos[15:8] |  |  |  |  |  |  |  |
| 5 | Data 5 | TagPos[7:0] |  |  |  |  |  |  |  |
| 6 | Data 6 | SecPos[7:0] |  |  |  |  |  |  |  |
| 7 | Data 7 | 1 | 1 | 1 | 1 | 1 | SecPos[10:8] |  |  |
| 8 | Data 8 | 0xFF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
(*) According to parity computation

## AMIS-30621

2. The master sends a type \#8 preparing frame. After the type\#8 preparing frame, the master sends a reading frame type\#6 to retrieve the circuit's in-frame response.

Table 38. GetFulIStatus PREPARING FRAME TYPE\#8


Table 39. GetFullStatus READING FRAME TYPE \#6 (1)

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | 1 | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | Irun[3:0] |  |  |  | Ihold[3:0] |  |  |  |
| 3 | Data 3 | Vmax[3:0] |  |  |  | V min[3:0] |  |  |  |
| 4 | Data 4 | AccShape | StepMode[1:0] |  | Shaft | Acc[3:0] |  |  |  |
| 5 | Data 5 | $V_{\text {DDReset }}$ | StepLoss | EIDef | UV2 | TSD | TW | Tinf |  |
| 6 | Data 6 | Motion[2:0] |  |  | ESW | OVC1 | OVC2 | 1 | CPFail |
| 7 | Data 7 | 1 | 1 | 1 | 1 | TimeE | DataE | HeadE | BitE |
| 8 | Data 8 | 0xFF |  |  |  |  |  |  |  |
| 6 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Table 40. GetFullStatus READING FRAME TYPE \#6 (2)

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | 1 | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | ActPos[15:8] |  |  |  |  |  |  |  |
| 3 | Data 3 | ActPos[7:0] |  |  |  |  |  |  |  |
| 4 | Data 4 | TagPos[15:8] |  |  |  |  |  |  |  |
| 5 | Data 5 | TagPos[7:0] |  |  |  |  |  |  |  |
| 6 | Data 6 | SecPos[7:0] |  |  |  |  |  |  |  |
| 7 | Data 7 | 1 | 1 | 1 | 1 | 1 | SecPos[10:8] |  |  |
| 8 | Data 8 | 0xFF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

## AMIS-30621

## GetOTPparam

This command is provided to the circuit by the LIN master after a preparing frame (see Preparing frames), to read the
content of an OTP memory segment which address was specified in the preparation frame.

Get0TPparam corresponds to a LIN in-frame response with 0x3D indirect ID.

1. The master sends a type \#7 preparing frame. After the type\#7 preparing frame, the master sends a reading frame type\#6 to retrieve the circuit's in-frame response.

Table 41. GetOTPparam PREPARING FRAME TYPE \#7

|  |  | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | $*$ | $*$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | 1 | CMD[6:0] $0 \times 02$ |  |  |  |  |  |  |
| 2 | Data 2 | 1 | Checksum over data |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

Table 42. GetOTPparam READING FRAME TYPE \#6

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | OSC3 | OSC2 | OSC1 | OSCO | IREF3 | IREF2 | IREF1 | IREFO |
| 2 | Data 2 | 1 | TSD2 | TSD1 | TSD0 | BG3 | BG2 | BG1 | BGO |
| 3 | Data 3 | ADM | (HW2) (Note 40) | (HW1) (Note 40) | $\begin{gathered} \text { (HWO) } \\ \text { (Note 40) } \end{gathered}$ | PA3 | PA2 | PA1 | PAO |
| 4 | Data 4 | Irun3 | Irun2 | Irun1 | Irun0 | Ihold3 | Ihold2 | Ihold1 | Ihold0 (Note 41) |
| 5 | Data 5 | Vmax 3 | Vmax2 | Vmax1 | Vmax0 | Vmin3 | Vmin2 | Vmin1 | Vmin0 |
| 6 | Data 6 | SecPos10 | SecPos9 | SecPos8 | Shaft | Acc3 | Acc2 | Acc1 | Acc0 |
| 7 | Data 7 | SecPos7 | SecPos6 | SecPos5 | SecPos4 | SecPos3 | SecPos2 | SecPos1 | SecPos0 |
| 8 | Data 8 |  |  |  |  | StepMode1 | StepMode0 | LOCKBT | LOCKBG |
| 9 | Checksum |  |  |  | Checks | over data |  |  |  |

Where:
(*) According to parity computation
40. Although not stored in the OTP memory the physical status of the hardware address input pins are returned by a read of the OTP contents. 41. The Ihold0 bit is read as ' 1 ' for product version AIMS30621C6217G and AMIS30621C6217RG.
2. The master sends a type \#8 preparing frame. After the type\#8 preparing frame, the master sends a reading frame type\#6 to retrieve the circuit's in-frame response.

Table 43. GetOTPparam PREPARING FRAME TYPE \#8

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | AppCMD $=80$ |  |  |  |  |  |  |  |
| 2 | Data 2 | 1 | CMD[6:0] = 0x02 |  |  |  |  |  |  |
| 3 | Data 3 | 1 | AD[6:0] |  |  |  |  |  |  |
| 4 | Data 4 | Data4[7:0] FF |  |  |  |  |  |  |  |
| 5 | Data 5 | Data5[7:0] FF |  |  |  |  |  |  |  |
| 6 | Data 6 | Data6[7:0] FF |  |  |  |  |  |  |  |
| 7 | Data 7 | Data7[7:0] FF |  |  |  |  |  |  |  |
| 8 | Data 8 | Data8[7:0] FF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Table 44. GetOTPparam READING FRAME TYPE \#6

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | Data 1 | OSC3 | OSC2 | OSC1 | OSCO | IREF3 | IREF2 | IREF1 | IREFO |
| 2 | Data 2 | 1 | TSD2 | TSD1 | TSD0 | BG3 | BG2 | BG1 | BG0 |
| 3 | Data 3 | ADM | (HW2) (Note 42) | $\begin{gathered} \text { (HW1) } \\ \text { (Note 42) } \end{gathered}$ | $\begin{gathered} \text { (HWO) } \\ \text { (Note 42) } \end{gathered}$ | PA3 | PA2 | PA1 | PAO |
| 4 | Data 4 | Irun3 | Irun2 | Irun1 | Irun0 | Ihold3 | Ihold2 | Ihold1 | Ihold0 (Note 43) |
| 5 | Data 5 | Vmax 3 | Vmax2 | Vmax1 | Vmax0 | Vmin3 | Vmin2 | Vmin1 | Vmin0 |
| 6 | Data 6 | SecPos10 | SecPos9 | SecPos8 | Shaft | Acc3 | Acc2 | Acc1 | Acc0 |
| 7 | Data 7 | SecPos7 | SecPos6 | SecPos5 | SecPos4 | SecPos3 | SecPos2 | SecPos1 | SecPos0 |
| 8 | Data 8 |  |  |  |  | StepMode1 | StepModeO | LOCKBT | LOCKBG |
| 9 | Checksum |  |  |  | Checks | over data |  |  |  |

42. Although not stored in the OTP memory the physical status of the hardware address input pins are returned by a read of the OTP contents.
43. The Ihold0 bit is read as ' 1 ' for product version AIMS30621C6217G and AMIS30621C6217RG.

## GetStatus

This command is provided to the circuit by the LIN master to get a quick status (compared to that of GetFullStatus command) of the circuit and of the stepper-motor. Refer to Flags Table to see the meaning of the parameters sent to the LIN master.

Note: A GetStatus command will attempt to reset flags <TW>, <TSD>, <UV2>, <ElDef>, <StepLoss> and <VddReset>.

GetStatus corresponds to a 2 data bytes LIN in-frame response with a direct ID (type \#5).

Table 45. GetStatus READING FRAME TYPE \#5

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | 0 | ID4 | ID3 | ID2 | ID1 | IDO |
| 1 | Data 1 | ESW | AD[6:0] |  |  |  |  |  |  |
| 2 | Data 2 | $V_{\text {DDReset }}$ | StepLoss | EIDef | UV2 | TSD | TW |  |  |
| 3 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
ID[5:0]: Dynamically allocated direct identifier. There should be as many dedicated identifiers to this GetStatus command as there are stepper-motors connected to the LIN bus.

## GotoSecurePosition

This command is provided by the LIN master to one or all the stepper-motors to move to the secure position <SecPos [ $10: 0$ ]>. It can also be internally triggered if the LIN bus communication is lost, after an initialization phase, or prior to going into sleep mode. See the priority
encoder description for more details. The priority encoder table also acknowledges the cases where a GotoSecurePosition command will be ignored.
Note: the dynamic ID allocation has to be assigned to 'General Purpose 2 Data bytes’ ROM pointer, i.e. ' 0000 '. The command is decoded only from the command data.

GotoSecurePosition corresponds to the following LIN writing frame (type \#1).
Table 46. GotoSecurePosition WRITING FRAME TYPE \#1

|  |  | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | ${ }^{*}$ | ${ }^{*}$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data | 1 | CMD[6:0] $=0 \times 04$ |  |  |  |  |  |  |
| 2 | Data | Broad | Checksum over data |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
Broad: If Broad = ' 0 ' all the stepper motors connected to the LIN bus will reach their secure position

## HardStop

This command will be internally triggered when an electrical problem is detected in one or both coils, leading to shutdown mode. If this occurs while the motor is moving, the <StepLoss> flag is raised to allow warning of the LIN master at the next GetStatus command that steps
may have been lost. Once the motor is stopped, <ActPos> register is copied into <TagPos> register to ensure keeping the stop position.
Note: the dynamic ID allocation has to be assigned to 'General Purpose 2 Data bytes' ROM pointer, i.e. ' 0000 '. The command is decoded only from the command data.

## AMIS-30621

A hardstop command can also be issued by the LIN master for some safety reasons. It corresponds then to the following two data bytes LIN writing frame (type \#1).

Table 47. HardStop WRITING FRAME TYPE \#1

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data | 1 | CMD[6:0] $=0 \times 05$ |  |  |  |  |  |  |
| 2 | Data | Broad | AD[6:0] |  |  |  |  |  |  |
| 3 | Checksum |  | Checksum over data |  |  |  |  |  |  |

## Where:

(*) According to parity computation
Broad: If broad $=$ ' 0 ' all stepper motors connected to the LIN bus will stop

## ResetPosition

This command is provided to the circuit by the LIN master to reset <ActPos> and <TagPos> registers to zero. This can be helpful to prepare for instance a relative positioning. The reset position command sets the internal flag "Reference done".

Note: The dynamic ID allocation has to be assigned to 'General Purpose 2 Data bytes' ROM pointer, i.e. ‘0000'. The command is decoded only from the command data.

ResetPosition corresponds to the following LIN writing frames (type \#1).

Table 48. ResetPosition WRITING FRAME TYPE \#1

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data | 1 | CMD[6:0] $=0 \times 06$ |  |  |  |  |  |  |
| 2 | Data | Broad | AD[6:0] |  |  |  |  |  |  |
| 3 | Checksum |  | Checksum over data |  |  |  |  |  |  |

## Where:

(*) According to parity computation
Broad: If broad $=$ ' 0 ' all the circuits connected to the LIN bus will reset their <ActPos> and $<$ TagPos> registers

## ResetToDefault

This command is provided to the circuit by the LIN Master in order to reset to whole slave note into the initial state. ResetToDefault will, for instance, overwrite the RAM with the reset state of the registers parameters (See RAM Registers). This is another way for the master to
initialize a slave node in case of emergency, or simply to refresh the RAM content.

Note: the dynamic ID allocation has to be assigned to 'General Purpose 2 Data bytes' ROM pointer, i.e. ' 0000 '. The command is decoded only from the command data.

## AMIS-30621

ResetToDefault will correspond to the following LIN writing frames (type \#1).

Table 49. ResetToDefault WRITING FRAME TYPE \#1

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | 1 | CMD[6:0] $=0 \times 07$ |  |  |  |  |  |  |
| 2 | Data 2 | Broad | AD[6:0] |  |  |  |  |  |  |
| 3 | Checksum |  | Checksum over data |  |  |  |  |  |  |

Where:
(*) According to parity computation
Broad: If broad $=$ ' 0 ' all the stepper motors connected to the LIN bus will reset to default.

## SetDualPosition

This command is provided to the circuit by the LIN master in order to perform a positioning of the motor using two different velocities. See Section Dual Positioning. After Dual positioning the internal flag "Reference done" is set.
Note: This sequence cannot be interrupted by another positioning command.
Important: If for some reason ActPos equals Pos1[15:0] at the moment the SetDualPosition
command is issued, the circuit will enter in deadlock state. Therefore, the application should check the actual position by a GetPosition or a GetFullStatus command prior to start a dual positioning. Another solution may consist of programming a value out of the stepper motor range for Pos1[15:0]. For the same reason Pos2[15:0] should not be equal to Pos1[15:0].

SetDualPosition corresponds to the following LIN writing frame with 0x3C identifier (type \#4).

Table 50. SetDualPositioning WRITING FRAME TYPE \#4

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | AppCMD $=0 \times 80$ |  |  |  |  |  |  |  |
| 2 | Data 2 | 1 | CMD[6:0] $=0 \times 08$ |  |  |  |  |  |  |
| 3 | Data 3 | Broad | AD[6:0] |  |  |  |  |  |  |
| 4 | Data 4 | Vmax[3:0] |  |  |  | Vmin[3:0] |  |  |  |
| 5 | Data 5 | Pos1[15:8] |  |  |  |  |  |  |  |
| 6 | Data 6 | Pos1[7:0] |  |  |  |  |  |  |  |
| 7 | Data 7 | Pos2[15:8] |  |  |  |  |  |  |  |
| 8 | Data 8 | Pos2[7:0] |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
Broad: If broad = ' 0 ' all the circuits connected to the LIN bus will run the dual positioning
Vmax[3:0]: Max velocity for first motion
Vmin[3:0]: Min velocity for first motion and velocity for the second motion
Pos1[15:0]: First position to be reached during the first motion
Pos2[15:0]: Position of the second motion

## SetMotorParam

This command is provided to the circuit by the LIN master to set the values for the stepper motor parameters (listed below) in RAM. Refer to RAM Registers to see the meaning of the parameters sent by the LIN master.

Important: If a SetMotorParam occurs while a motion is ongoing, it will modify at once the motion parameters (see Position Controller). Therefore the application should not change other parameter than <Vmax> while a motion is running, otherwise correct positioning cannot be guaranteed.

SetMotorParam corresponds to the following LIN writing frame with 0x3C identifier (type \#4).

Table 51. SetMotorParam WRITING FRAME TYPE \#4

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | AppCMD $=0 \times 80$ |  |  |  |  |  |  |  |
| 2 | Data 2 | 1 | CMD[6:0] $=0 \times 09$ |  |  |  |  |  |  |
| 3 | Data 3 | Broad | AD[6:0] |  |  |  |  |  |  |
| 4 | Data 4 | Irun[3:0] |  |  |  | Ihold[3:0] |  |  |  |
| 5 | Data 5 | Vmax[3:0] |  |  |  | Vmin[3:0] |  |  |  |
| 6 | Data 6 | SecPos[10:8] |  |  | Shaft | Acc[3:0] |  |  |  |
| 7 | Data 7 | SecPos[7:0] |  |  |  |  |  |  |  |
| 8 | Data 8 | X | X | X | AccShape | Step | 1:0] | X | X |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
Broad: If Broad $=$ ' 0 ' all the circuits connected to the LIN bus will set the parameters in their RAMs as requested

## SetOTPparam

This command is provided to the circuit by the LIN master to program the content $\mathrm{D}[7: 0$ ] of the OTP memory byte OTPA [ 2:0] and to zap it.

Important: This command must be sent under a specific $V_{B B}$ voltage value. See parameter $V_{\text {BBOTP }}$ in DC Parameters. This is a mandatory condition to ensure reliable zapping.

SetMotorParam corresponds to a 0x3C LIN writing frames (type \#4).

Table 52. SetOTPparam WRITING FRAME TYPE \#4

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | AppCMD $=0 \times 80$ |  |  |  |  |  |  |  |
| 2 | Data 2 | 1 | CMD[6:0] $=0 \times 10$ |  |  |  |  |  |  |
| 3 | Data 3 | Broad | AD[6:0] |  |  |  |  |  |  |
| 4 | Data 4 | 1 | 1 | 1 | 1 | 1 | OTPA[2:0] |  |  |
| 5 | Data 5 | D[7:0] |  |  |  |  |  |  |  |
| 6 | Data 6 | 0xFF |  |  |  |  |  |  |  |
| 7 | Data 7 | 0xFF |  |  |  |  |  |  |  |
| 8 | Data 8 | 0xFF |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

## Where:

Broad: If Broad = ' 0 ' all the circuits connected to the LIN bus will set the parameters in their OTP memories as requested

## SetPosition

This command is provided to the circuit by the LIN master to drive one or two motors to a given absolute position. See Positioning for more details.

SetPosition corresponds to the following LIN write frames.

The priority encoder table (See Priority Encoder) describes the cases where a SetPosition command will be ignored.

1. Two (2) Data bytes frame with a direct ID (type \#3)

Table 53. SetPosition WRITING FRAME TYPE \#3

|  |  | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | $*$ | $*$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | $\operatorname{Pos[15:8]~}$ |  |  |  |  |  |  |  |
| 2 | Data 2 | Checksum over data |  |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
ID[5:0]: Dynamically allocated direct identifier. There should be as many dedicated identifiers to this SetPosition command as there are stepper-motors connected to the LIN bus.
2. Four (4) Data bytes frame with general purpose identifier (type \#1). Note: the dynamic ID allocation has to be assigned to 'General Purpose 4 Data bytes' ROM pointer, i.e. '0001'.

Table 54. SetPosition WRITING FRAME TYPE \#1

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | 1 | 0 | ID3 | ID2 | ID1 | IDO |
| 1 | Data 1 | 1 | CMD[6:0] = 0x0B |  |  |  |  |  |  |
| 2 | Data 2 | Broad | AD[6:0] |  |  |  |  |  |  |
| 3 | Data 3 | Pos[15:8] |  |  |  |  |  |  |  |
| 4 | Data 4 | Pos[7:0] |  |  |  |  |  |  |  |
| 5 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
Broad: If broad = ' 0 ' all the stepper motors connected to the LIN will must go to Pos [ $15: 0$ ].
3. Two (2) motors positioning frame with 0x3C identifier (type \#4)

## AMIS-30621

Table 55. SetPosition WRITING FRAME TYPE \#4

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | AppCMD $=0 \times 80$ |  |  |  |  |  |  |  |
| 2 | Data 2 | 1 | CMD[6:0] = 0x0B |  |  |  |  |  |  |
| 3 | Data 3 | 1 | AD1[6:0] |  |  |  |  |  |  |
| 4 | Data 4 | Pos1[15:8] |  |  |  |  |  |  |  |
| 5 | Data 5 | Pos1[7:0] |  |  |  |  |  |  |  |
| 6 | Data 6 | 1 | AD2[6:0] |  |  |  |  |  |  |
| 7 | Data 7 | Pos2[15:8] |  |  |  |  |  |  |  |
| 8 | Data 8 | Pos2[7:0] |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
Adn[6:0]: Motor \#n physical address ( $\mathrm{n} \in[1,2]$ ). Posn[15:0]: Signed 16-bit position set-point for motor \#n.

## SetPositionShort

This command is provided to the circuit by the LIN Master to drive one, two or four motors to a given absolute position. It applies only for half stepping mode (StepMode $1: 0]=$ " 00 ") and is ignored when in other stepping modes. See Positioning for more details.

The physical address is coded on 4 bits, hence SetPositionShort can only be used with a network
implementing a maximum of 16 slave nodes. These 4 bits are corresponding to the bits PA [ $3: 0$ ] in OTP memory. For SetPositionShort operation: It is recommended to set HW0 and HW1 to ' 1 '. If the ADM bit is set to ' 1 ' the PA0 bit in OTP has to programmed to ' 1 '. If the ADM bit is set to ' 0 ', HW2 has to be set to ' 1 '.

Two different cases must be considered, depending on the programmed value of the ADMbit in the OTP memory.

| ADM | AD[3] | Pin HW0 | Pin HW1 | Pin HW2 | Bit PAO in OTP memory |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | Tied to $\mathrm{V}_{\mathrm{DD}}$ |  | Tied to $\mathrm{V}_{\mathrm{BB}}$ | AD[0] |
| 1 | 0 |  |  | Tied to GND | 1 |
| 1 | 1 |  |  | Tied to $\mathrm{V}_{\mathrm{BB}}$ | 1 |

The priority encoder table (See Priority Encoder) describes the cases where a SetPositionShort command will be ignored.

SetPositionShort corresponds to the following LIN writing frames:

1. Two (2) data bytes frame for one (1) motor, with specific identifier (type \#2)

Table 56. SetPositionShort WRITING FRAME TYPE \#2

|  |  | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | $*$ | $*$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | Pos[10:8] |  |  |  |  |  |  |  |
| 2 | Data 2 | Cos [7:0] |  |  |  |  |  |  |  |
| 3 | Checksum | Croad |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
Broad: If broad = ' 0 ' all the stepper motors connected to the LIN bus will go to Pos [ $10: 0$ ].
ID[5:0]: Dynamically allocated identifier to two data bytes SetPositionShort command.

## AMIS-30621

2. Four (4) data bytes frame for two (2) motors, with specific identifier (type \# 2)

Table 57. SetPositionShort WRITING FRAME TYPE \#2

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | 1 | 0 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | Pos1[10:8] |  |  | 1 | AD1[3:0] |  |  |  |
| 2 | Data 2 | Pos1[7:0] |  |  |  |  |  |  |  |
| 3 | Data 3 | Pos2[10:8] |  |  | 1 | AD2[3:0] |  |  |  |
| 4 | Data 4 | Pos2[7:0] |  |  |  |  |  |  |  |
| 5 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
ID[5:0]: Dynamically allocated identifier to four data bytes SetPositionShort command.
Adn[3:0]: Motor \#n physical address least significant bits ( $\mathrm{n} \in[1,2]$ ).
Posn[10:0]: Signed 11-bit position set point for Motor \#n (see RAM Registers)
3. Eight (8) data bytes frame for four (4) motors, with specific identifier (type \#2)

Table 58. SetPositionShort WRITING FRAME TYPE \#2

| Byte | Content | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | * | * | 1 | 1 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | Pos1[10:8] |  |  | 1 | AD1[3:0] |  |  |  |
| 2 | Data 2 | Pos1[7:0] |  |  |  |  |  |  |  |
| 3 | Data 3 | Pos2[10:8] |  |  | 1 | AD2[3:0] |  |  |  |
| 4 | Data 4 | Pos2[7:0] |  |  |  |  |  |  |  |
| 5 | Data 5 | Pos3[10:8] |  |  | 1 | AD3[3:0] |  |  |  |
| 6 | Data 6 | Pos3[7:0] |  |  |  |  |  |  |  |
| 7 | Data 7 | Pos4[10:8] |  |  | 1 | AD4[3:0] |  |  |  |
| 8 | Data 8 | Pos4[7:0] |  |  |  |  |  |  |  |
| 9 | Checksum | Checksum over data |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
ID[5:0]: Dynamically allocated identifier to eight data bytes SetPositionShort command.
Adn[3:0]: Motor \#n physical address least significant bits ( $\mathrm{n} \in[1,4]$ ).
Posn[10:0]: Signed 11-bit position set point for Motor \#n (see RAM Registers)

## Sleep

This command is provided to the circuit by the LIN master to put all the slave nodes connected to the LIN bus into sleep mode. If this command occurs during a motion of the motor, TagPos is reprogrammed to SecPos (provided SecPos is different from "100 00000000 "), or a SoftStop is
executed before going to sleep mode. See LIN 1.3 specification and Sleep Mode. The corresponding LIN frame is a master request command frame (identifier 0x3C) with data byte 1 containing $0 x 00$ while the followings contain 0xFF.

Table 59. Sleep WRITING FRAME

|  |  | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | Data 1 | 0x00 |  |  |  |  |  |  |  |
| 2 | Data 2 | OxFF |  |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

## SoftStop

If a SoftStop command occurs during a motion of the stepper motor, it provokes an immediate deceleration to Vmin (see Minimum Velocity) followed by a stop, regardless of the position reached. Once the motor is stopped, TagPos register is overwritten with value in ActPos register to ensure keeping the stop position.

Note: The dynamic ID allocation has to be assigned to 'General Purpose 2 Data bytes’ ROM pointer ' 0000 '. The command is decoded only from the command data.
Note: A SoftStop command occurring during a DualPosition sequence is not taken into account.

Command SoftStop occurs in the following cases:

- The chip temperature rises above the thermal shutdown threshold (see DC Parameters and Temperature Management);
- The LIN master requests a SoftStop.
- The SoftStop will correspond to the following two data bytes LIN writing frame (type \#1).

Table 60. SoftStop WRITING FRAME TYPE \#1

|  |  | Structure |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Byte | Content | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 0 | Identifier | $*$ | $*$ | 0 | ID4 | ID3 | ID2 | ID1 | ID0 |
| 1 | Data 1 | 1 | CMD[6:0] 0x0F |  |  |  |  |  |  |
| 2 | Data 2 | Broad | Checksum over data |  |  |  |  |  |  |
| 3 | Checksum |  |  |  |  |  |  |  |  |

Where:
(*) According to parity computation
Broad: If broad $=$ ' 0 ' all the stepper motors connected to the LIN bus will stop with deceleration.

AMIS-30621
PACKAGE DIMENSIONS
SOIC 20 W
CASE 751AQ-01
ISSUE O


| DIMENSIONS IN INCHES |  |  |  |
| :---: | :---: | :---: | :---: |
| SYMBOL | MIN. | NOM. | MAX. |
| A | 0.093 | 0.099 | 0.104 |
| A1 | 0.004 | 0.008 | 0.012 |
| A2 | 0.088 | 0.094 | 0.100 |
| B | 0.013 | 0.016 | 0.020 |
| C | 0.0090 | 0.0100 | 0.0125 |
| D | 0.496 | 0.503 | 0.510 |
| E | 0.292 | 0.296 | 0.299 |
| e | .050 BSC. |  |  |
| H | 0.394 | 0.402 | 0.419 |
| h | 0.010 | 0.015 | 0.019 |
| L | 0.016 | 0.033 | 0.050 |
| $\alpha$ | $0^{\circ}$ | $5^{\circ}$ | $8^{\circ}$ |

DETAIL A

AMIS-30621

## PACKAGE DIMENSIONS




DETAIL G
VIEW ROTATED 90 CLOCKWISE

| DIM | MIN | NOM | MAX |  | NOTES |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0.8 |  | 0.9 | 1. DIE THICKNESS ALLLOWABLE IS 0.305 mm MAXIMUM (. 012 INCHES MAXIMUM) |  |  |
| A1 | 0 | 0.02 | 0.05 |  |  |  |
| A2 | 0.576 | 0.615 | 0.654 | 12 DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.2 AND 0.25 mm FROM TERMINAL TIP. |  |  |
| A3 |  | 203 RE |  |  |  |  |
| b | 0.25 | 0.3 | 0.35 | 3 THE PIN \#1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY. |  |  |
| C | 0.24 | 0.42 | 0.6 |  |  |  |
| D | 7 BSC |  |  |  |  |  |
| D1 | 6.75 BSC |  |  |  |  |  |
| E | 7 BSC |  |  | 4 EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL. |  |  |
| E1 | 6.75 BSC |  |  | S APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE |  |  |
| e | 0.65 BSC |  |  | EMBEDDING PART OF EXPOSED PAD FROM MEASURING. |  |  |
| $J$ | 5.37 | 5.47 | 5.57 | 6 APPLIED ONLY TO TERMINALS. |  |  |
| K | 5.37 | 5.47 | 5.57 | A EXACT SHAPE OF EACH CORNER IS OPTIONAL. |  |  |
| L | 0.35 | 0.4 | 0.45 |  |  |  |
| P | 45* REF |  |  |  |  |  |
| R | 2.185 | 2.385 |  | UNIT | TOLERANCES | REFERENCE DOCUMENT |
|  |  |  |  | MM | ASME_Y14.5M | JEDEC-MO-220_REV.F |

[^4]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B STK672-630CN-E TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801

LB11851FA-BH NCV70627DQ001R2G


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

[^1]:    1. Minor exceptions to the conformance of the data-link layer to LIN rev. 1.3.
[^2]:    14. Derived from the internal oscillator
[^3]:    15. All resistors are $\pm 5 \%, 1 / 4 \mathrm{~W}$
    16. $\mathrm{C}_{1}, \mathrm{C}_{2}$ minimum value is 2.7 nF , maximum value is 10 nF
    17. Depending on the application, the ESR value and working voltage of $\mathrm{C}_{7}$ must be carefully chosen
    18. $\mathrm{C}_{3}$ and $\mathrm{C}_{4}$ must be close to pins $\mathrm{V}_{\mathrm{BB}}$ and GND
    19. $\mathrm{C}_{5}$ and $\mathrm{C}_{6}$ must be as close as possible to pins CPN, CPP, VCP, and $\mathrm{V}_{\mathrm{BB}}$ to reduce EMC radiation
    20. $\mathrm{C}_{9}$ must be a ceramic capacitor to assure low ESR
    21. $\mathrm{C}_{10}$ is placed for EMC reasons; value depends on EMC requirements of the application
[^4]:    ON Semiconductor and ONX are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

