ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## CAT5111

## 100-tap Digital Potentiometer (POT) with Buffered Wiper

## Description

The CAT5111 is a single digital POT designed as an electronic replacement for mechanical potentiometers. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The CAT5111 contains a 100-tap series resistor array connected between two terminals $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$. An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper, $\mathrm{R}_{\mathrm{WB}}$. The CAT5111 wiper is buffered by an op amp that operates rail to rail. The wiper setting, stored in non-volatile memory, is not lost when the device is powered down and is automatically recalled when power is returned. The wiper can be adjusted to test new system values without effecting the stored setting. Wiper-control of the CAT5111 is accomplished with three input control pins, $\overline{\mathrm{CS}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{INC}}$. The $\overline{\mathrm{INC}}$ input increments the wiper in the direction which is determined by the logic state of the U/D input. The $\overline{\mathrm{CS}}$ input is used to select the device and also store the wiper position prior to power down.

The digital POT can be used as a buffered voltage divider. For applications where the potentiometer is used as a 2-terminal variable resistor, please refer to the CAT5113. The buffered wiper of the CAT5111 is not compatible with that application.

## Features

- 100-position Linear Taper Potentiometer
- Non-volatile EEPROM Wiper Storage; Buffered Wiper
- Low Power CMOS Technology
- Single Supply Operation: $2.5 \mathrm{~V}-6.0 \mathrm{~V}$
- Increment Up/Down Serial Interface
- Resistance Values: $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$
- Available in PDIP, SOIC, TSSOP and MSOP Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant


## Applications

- Automated Product Calibration
- Remote Control Adjustments
- Offset, Gain and Zero Control
- Tamper-proof Calibrations
- Contrast, Brightness and Volume Controls
- Motor Controls and Feedback Systems
- Programmable Analog Functions


ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


PIN CONFIGURATIONS


PDIP (L), SOIC (V), MSOP (Z)


PIN FUNCTION

| Pin Name | Function |
| :---: | :--- |
| $\overline{\mathrm{NC}}$ | Increment Control |
| $\mathrm{U} / \overline{\mathrm{D}}$ | Up/Down Control |
| $\mathrm{R}_{\mathrm{H}}$ | Potentiometer High Terminal |
| GND | Ground |
| $\mathrm{R}_{\mathrm{WB}}$ | Buffered Wiper Terminal |
| $\mathrm{R}_{\mathrm{L}}$ | Potentiometer Low Terminal |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

DEVICE MARKING INFORMATION



Figure 1. Functional Diagram


Figure 2. Electronic Potentiometer Implementation

## Pin Description

$\overline{\text { INC: }}$ Increment Control Input
The $\overline{\mathrm{INC}}$ input (on the falling edge) moves the wiper in the up or down direction determined by the condition of the $U / \bar{D}$ input.
U/D: Up/Down Control Input
The $\mathrm{U} / \overline{\mathrm{D}}$ input controls the direction of the wiper movement. When in a high state and $\overline{\mathrm{CS}}$ is low, any high-to-low transition on $\overline{\mathrm{INC}}$ will cause the wiper to move one increment toward the $\mathrm{R}_{\mathrm{H}}$ terminal. When in a low state and $\overline{\mathrm{CS}}$ is low, any high-to-low transition on $\overline{\mathrm{INC}}$ will cause the wiper to move one increment towards the $\mathrm{R}_{\mathrm{L}}$ terminal.
$\mathbf{R}_{\mathbf{H}}$ : High End Potentiometer Terminal
$\mathrm{R}_{\mathrm{H}}$ is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the $\mathrm{R}_{\mathrm{L}}$ terminal. Voltage applied to the $\mathrm{R}_{\mathrm{H}}$ terminal cannot exceed the supply voltage, $\mathrm{V}_{\mathrm{CC}}$ or go below ground, GND.
$\mathbf{R W B}_{\mathbf{W B}}:$ Wiper Potentiometer Terminal (Buffered)
$\mathrm{R}_{\mathrm{WB}}$ is the buffered wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs, $\overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$.
$\mathbf{R}_{\mathbf{L}}$ : Low End Potentiometer Terminal
$\mathrm{R}_{\mathrm{L}}$ is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the $\mathrm{R}_{\mathrm{H}}$ terminal. Voltage applied to the $\mathrm{R}_{\mathrm{L}}$ terminal cannot exceed the supply voltage, $\mathrm{V}_{\mathrm{CC}}$ or go below ground, GND. $R_{L}$ and $R_{H}$ are electrically interchangeable.

## $\overline{\text { CS: }}$ : Chip Select

The chip select input is used to activate the control input of the CAT5111 and is active low. When in a high state, activity on the $\overline{\mathrm{INC}}$ and $U / \overline{\mathrm{D}}$ inputs will not affect or change the position of the wiper.

## Device Operation

The CAT5111 operates like a digitally controlled potentiometer with $R_{H}$ and $R_{L}$ equivalent to the high and low terminals and $R_{W B}$ equivalent to the mechanical potentiometer's wiper. There are 100 available tap positions including the resistor end points, $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$. There are 99 resistor elements connected in series between the $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ terminals. The wiper terminal is connected to one of the 100 taps and controlled by three inputs, $\overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$. These inputs control a seven-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the $\overline{\mathrm{INC}}$ and $\overline{\mathrm{CS}}$ inputs.

With $\overline{\mathrm{CS}}$ set LOW the CAT5111 is selected and will respond to the U/ $\overline{\mathrm{D}}$ and $\overline{\mathrm{INC}}$ inputs. HIGH to LOW transitions on $\overline{\mathrm{INC}}$ will increment or decrement the wiper (depending on the state of the $\mathrm{U} / \overline{\mathrm{D}}$ input and seven-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever $\overline{\mathrm{CS}}$ transitions HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH. When the CAT5111 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With INC set low, the CAT5111 may be de-selected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.

## CAT5111

Table 1. OPERATION MODES

| $\overline{\mathbf{I N C}}$ | $\mathbf{C S}$ | $\mathbf{U / D}$ | Operation |
| :---: | :---: | :---: | :---: |
| High to Low | Low | High | Wiper toward $\mathrm{R}_{\mathrm{H}}$ |
| High to Low | Low | Low | Wiper toward $\mathrm{R}_{\mathrm{L}}$ |
| High | Low to High | X | Store Wiper Position |
| Low | Low to High | X | No Store, Return to Standby |
| X | High | X | Standby |



Figure 3. Potentiometer Equivalent Circuit

Table 2. ABSOLUTE MAXIMUM RATINGS

| Parameters | Ratings | Units |
| :---: | :---: | :---: |
| Supply Voltage $V_{\text {CC }}$ to GND | -0.5 to +7 | V |
| Inputs CS to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| INC to GND | -0.5 to $\mathrm{V}_{C C}+0.5$ | V |
| U/D to GND | -0.5 to $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{R}_{\mathrm{H}}$ to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{R}_{\mathrm{L}}$ to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{R}_{\text {WB }}$ to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Operating Ambient Temperature Commercial ('C' or Blank suffix) | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Industrial ('l' suffix) | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Soldering (10 s max) | +300 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. RELIABILITY CHARACTERISTICS

| Symbol | Parameter | Test Method | Min | Typ | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ZAP }}$ (Note 1) | ESD Susceptibility | MIL-STD-883, Test Method 3015 | 2000 |  |  | V |
| ILTH $^{(N o t e s ~ 1, ~ 2) ~}$ | Latch-Up | JEDEC Standard 17 | 100 |  |  | mA |
| $\mathrm{~T}_{\text {DR }}$ | Data Retention | MIL-STD-883, Test Method 1008 | 100 |  |  | Years |
| $\mathrm{N}_{\text {END }}$ | Endurance | MIL-STD-883, Test Method 1003 | $1,000,000$ |  |  | Stores |

1. This parameter is tested initially and after a design or process change that affects the parameter.
2. Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$

Table 4. DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+2.5 \mathrm{~V}\right.$ to +6 V unless otherwise specified)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating Voltage Range |  | 2.5 | - | 6 | V |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current (Increment) | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{I}_{\mathrm{W}}=0$ | - | - | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{f}=250 \mathrm{kHz}$, $\mathrm{I}_{\mathrm{W}}=0$ | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Supply Current (Write) | Programming, $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | - | - | 1000 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | - | - | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB1 }}$ (Note 4) | Supply Current (Standby) | $\begin{aligned} & \overline{C S}=V_{C C}-0.3 \mathrm{~V} \\ & \mathrm{U} / \mathrm{D}, \mathrm{INC}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{GND} \end{aligned}$ | - | 75 | 150 | $\mu \mathrm{A}$ |

LOGIC INPUTS

| $\mathrm{IIH}^{\text {H }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Leakage Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{H} 1}$ | TTL High Level Input Voltage | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ | 2 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL1 }}$ | TTL Low Level Input Voltage |  | 0 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{H} 2}$ | CMOS High Level Input Voltage | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V}$ | $\mathrm{V}_{\text {CC }} \times 0.7$ | - | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL} 2}$ | CMOS Low Level Input Voltage |  | -0.3 | - | $\mathrm{V}_{C C} \times 0.2$ | V |

POTENTIOMETER CHARACTERISTICS

| $\mathrm{R}_{\text {POT }}$ | Potentiometer Resistance | -10 Device |  | 10 |  | k $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -50 Device |  | 50 |  |  |
|  |  | -00 Device |  | 100 |  |  |
|  | Pot. Resistance Tolerance |  |  |  | $\pm 20$ | \% |
| $\mathrm{V}_{\text {RH }}$ | Voltage on $\mathrm{R}_{\mathrm{H}}$ pin |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{RL}}$ | Voltage on $\mathrm{R}_{\mathrm{L}}$ pin |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Resolution |  |  | 1 |  | \% |
| INL | Integral Linearity Error | $\mathrm{I}_{\mathrm{W}} \leq 2 \mu \mathrm{~A}$ |  | 0.5 | 1 | LSB |
| DNL | Differential Linearity Error | $\mathrm{I}_{\mathrm{W}} \leq 2 \mu \mathrm{~A}$ |  | 0.25 | 0.5 | LSB |
| Rout | Buffer Output Resistance | $\begin{aligned} & 0.05 \mathrm{~V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{WB}} \leq 0.95 \mathrm{~V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  |  | 1 | $\Omega$ |
| Iout | Buffer Output Current | $\begin{aligned} & 0.05 \mathrm{~V}_{\mathrm{CC}} \leq \mathrm{V}_{\mathrm{WB}} \leq 0.95 \mathrm{~V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |  |  | 3 | mA |
| TC $\mathrm{CPOT}^{\text {d }}$ | TC of Pot Resistance |  |  | 300 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| TC RATIO | Ratiometric TC |  |  |  | 20 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{RH}} / \mathrm{C}_{\mathrm{RL}} / \mathrm{C}_{\mathrm{RW}}$ | Potentiometer Capacitances |  |  | 8/8/25 |  | pF |
| fc | Frequency Response | Passive Attenuator, $10 \mathrm{k} \Omega$ |  | 1.7 |  | MHz |
| $\mathrm{V}_{\text {WB(SWING) }}$ | Output Voltage Range | $\mathrm{l}_{\text {OUT }} \leq 100 \mu \mathrm{~A}, \mathrm{~V}_{\text {CC }}=5 \mathrm{~V}$ | $0.01 \mathrm{~V}_{\mathrm{CC}}$ |  | $0.99 \mathrm{~V}_{\mathrm{CC}}$ |  |

3. This parameter is tested initially and after a design or process change that affects the parameter.
4. Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$
5. $\mathrm{I}_{\mathrm{W}}=$ source or sink
6. These parameters are periodically sampled and are not $100 \%$ tested.

## CAT5111

Table 5. AC TEST CONDITIONS

| $\mathrm{V}_{\mathrm{CC}}$ Range | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 6 \mathrm{~V}$ |
| :--- | :---: |
| Input Pulse Levels | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ |
| Input Rise and Fall Times | 10 ns |
| Input Reference Levels | $0.5 \mathrm{~V}_{\mathrm{CC}}$ |

Table 6. AC OPERATING CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+2.5 \mathrm{~V}\right.$ to $+6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}$, unless otherwise specified)

| Symbol | Parameter | Min | Typ (Note 7) | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{Cl}}$ | CS to INC Setup | 100 | - | - | ns |
| $t_{\text {b }}$ | U/D to INC Setup | 50 | - | - | ns |
| $\mathrm{t}_{\text {ID }}$ | U/D to INC Hold | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{LL}}$ | INC LOW Period | 250 | - | - | ns |
| $\mathrm{t}_{\mathrm{H}}$ | INC HIGH Period | 250 | - | - | ns |
| $\mathrm{t}_{1 \mathrm{C}}$ | INC Inactive to $\overline{C S}$ Inactive | 1 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {CPH }}$ | $\overline{\text { CS Deselect Time (NO STORE) }}$ | 100 | - | - | ns |
| $\mathrm{t}_{\text {CPH }}$ | CS Deselect Time (STORE) | 10 | - | - | ms |
| tiw | INC to $\mathrm{V}_{\text {Out }}$ Change | - | 1 | 5 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{CYC}}$ | INC Cycle Time | 1 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ (Note 8) | INC Input Rise and Fall Time | - | - | 500 | $\mu \mathrm{s}$ |
| tpu (Note 8) | Power-up to Wiper Stable | - | - | 1 | ms |
| $\mathrm{t}_{\text {WR }}$ | Store Cycle | - | 5 | 10 | ms |

7. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
8. This parameter is periodically sampled and not $100 \%$ tested.
9. MI in the $\mathrm{A} . \mathrm{C}$. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.


Figure 4. A.C. Timing

## CAT5111

## APPLICATIONS INFORMATION



Figure 5. Potentiometer Configuration

## Applications



Figure 6. Programmable Instrumentation Amplifier


Figure 8. Sensor Auto Referencing Circuit


Figure 9. Programmable Voltage Regulator


Figure 12. Programmable Bandpass Filter

Figure 11. Automatic Gain Control


Figure 13. Programmable Current Source/Sink

Table 7. ORDERING INFORMATION

| Orderable Part Number | Resistance (k $\mathbf{2}$ ) | Lead Finish | Package-Pins | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: |
| CAT5111LI-10-G | 10 | NiPdAu | $\begin{gathered} \text { PDIP-8 } \\ \text { (Pb-Free) } \end{gathered}$ | 50 Units / Tube |
| CAT5111LI-50-G | 50 |  |  |  |
| CAT5111LI-00-G | 100 |  |  |  |
| CAT5111VI-10-GT3 | 10 | NiPdAu | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ | 3000 / Tape \& Reel |
| CAT5111VI-50-GT3 | 50 |  |  |  |
| CAT5111VI-00-GT3 | 100 |  |  |  |
| CAT5111YI-10-GT3 | 10 | NiPdAu | TSSOP-8 ( $\mathrm{Pb}-\mathrm{Free}$ ) | 3000 / Tape \& Reel |
| CAT5111YI-50-GT3 | 50 |  |  |  |
| CAT5111YI-00-GT3 | 100 |  |  |  |
| CAT5111ZI-10-T3 | 10 | Matte-Tin | $\begin{aligned} & \text { MSOP-8 } \\ & \text { (Pb-Free) } \end{aligned}$ | 3000 / Tape \& Reel |
| CAT5111ZI-50-T3 | 50 |  |  |  |
| CAT5111ZI-00-T3 | 100 |  |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
10. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com.
11. All packages are RoHS compliant.
12. Standard lead finish is NiPdAu, except MSOP package is Matte-Tin.
13. Contact factory for Matte-Tin finish availability for PDIP, SOIC and TSSOP packages.

## PACKAGE DIMENSIONS

PDIP-8, 300 mils
CASE 646AA
ISSUE A


| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A |  |  | 5.33 |
| A1 | 0.38 |  |  |
| A2 | 2.92 | 3.30 | 4.95 |
| b | 0.36 | 0.46 | 0.56 |
| b2 | 1.14 | 1.52 | 1.78 |
| c | 0.20 | 0.25 | 0.36 |
| D | 9.02 | 9.27 | 10.16 |
| E | 7.62 | 7.87 | 8.25 |
| E1 | 6.10 | 6.35 | 7.11 |
| e | 2.54 BSC |  |  |
| eB | 7.87 |  | 10.92 |
| L | 2.92 | 3.30 | 3.80 |



END VIEW
Notes:
(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.

## CAT5111

## PACKAGE DIMENSIONS

SOIC 8, 150 mils
CASE 751BD
ISSUE O


| SYMBOL | MIN | NOM | MAX |
| :---: | :---: | :---: | :---: |
| A | 1.35 |  | 1.75 |
| A1 | 0.10 |  | 0.25 |
| b | 0.33 |  | 0.51 |
| c | 0.19 |  | 0.25 |
| D | 4.80 |  | 5.00 |
| E | 5.80 |  | 6.20 |
| E1 | 3.80 |  | 4.00 |
| e | 1.27 BSC |  |  |
| h | 0.25 |  | 0.50 |
| L | 0.40 |  | 1.27 |
| $\theta$ | $0^{\circ}$ |  | $8^{\circ}$ |

TOP VIEW


SIDE VIEW


END VIEW

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.

## CAT5111

## PACKAGE DIMENSIONS



TOP VIEW


SIDE VIEW


Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.

## CAT5111

## PACKAGE DIMENSIONS

## MSOP 8, 3x3 <br> CASE 846AD <br> ISSUE O



| SYMBOL | MIN | NOM | MAX |  |
| :---: | :---: | :---: | :---: | :---: |
| A |  |  | 1.10 |  |
| A1 | 0.05 | 0.10 | 0.15 |  |
| A2 | 0.75 | 0.85 | 0.95 |  |
| b | 0.22 |  | 0.38 |  |
| c | 0.13 |  | 0.23 |  |
| D | 2.90 | 3.00 | 3.10 |  |
| E | 4.80 | 4.90 | 5.00 |  |
| E1 | 2.90 | 3.00 | 3.10 |  |
| e | 0.65 BSC |  |  |  |
| L | 0.40 | 0.60 | 0.80 |  |
| L1 | 0.95 REF |  |  |  |
| L2 | 0.25 BSC |  |  |  |
| $\theta$ | $0^{\circ}$ |  |  |  |


SIDE VIEW


END VIEW


DETAIL A

ON Semiconductor and (iN) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G X9C103S CAT5110TBI-50GT3 CAT5112ZI-50-GT3 CAT5111YI-10-GT3 MCP4251-503EML MCP4351-502E/ML MCP4641-502E/ST MCP4651T-503E/ML MCP4162-103E/SN MCP4451103E/ML MCP4532T-103E/MF MCP4631-503E/ST MCP4661-502E/ST CAT5113VI-00-GT3 MCP4641T-502E/ML MCP4021-103E/MS DS1855E-010+ MAX5160LEUA+T MCP4231T-503E/ML MCP4142-104E/MF AD5260BRUZ200-RL7 CAT5113LI-10-G CAT5113LI-50G CAT5114LI-00-G AD5116BCPZ10-500R7 AD5116BCPZ5-500R7 AD5116BCPZ80-500R7 AD5122ABCPZ100-RL7 AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5142ABRUZ100 AD5143BCPZ10-RL7 AD5253BRUZ10 AD5253BRUZ50 AD5254BRUZ1-RL7 AD5144TRUZ10-EP AD5160BRJZ10-RL7 AD5161BRMZ100 AD5161BRMZ100-RL7 AD5161BRMZ5 AD5161BRMZ50-RL7 AD5161BRMZ5-RL7 AD5162BRMZ100 AD5170BRMZ2.5-RL7 AD5162BRMZ10-RL7 AD5162WBRMZ100-RL7


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

