# ON Semiconductor

## Is Now

# onsemi™

**To learn more about onsemi™, please visit our website at**
**www.onsemi.com**

# CAT93C86

## 16 Kb Microwire Serial EEPROM

### Description

The CAT93C86 is a 16 Kb Serial EEPROM memory device which is configured as either registers of 16 bits (ORG pin at $V_{CC}$) or 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT93C86 is manufactured using ON Semiconductor's advanced CMOS EEPROM floating gate technology. The device is designed to endure 1,000,000 program/erase cycles and has a data retention of 100 years. The device is available in 8−pin DIP and 8−pin SOIC packages.

### Features

- High Speed Operation: 3 MHz / $V_{CC}$ = 5 V
- Low Power CMOS Technology
- 1.8 V to 5.5 V Operation
- Selectable x8 or x16 Memory Organization
- Self−timed Write Cycle with Auto−clear
- Hardware and Software Write Protection
- Power−up Inadvertent Write Protection
- Sequential Read
- Program Enable (PE) Pin
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Ranges
- 8−lead PDIP and SOIC Packages
- These Devices are Pb−Free, Halogen Free/BFR Free, and RoHS Compliant



**Figure 1. Functional Symbol**

**Note:** When the ORG pin is connected to $V_{CC}$, the x16 organization is selected. When it is connected to ground, the x8 pin is selected. If the ORG pin is left unconnected, then an internal pull−up device will select the x16 organization.

## ON Semiconductor®

**SOIC−8**
**V, W SUFFIX**
**CASE 751BD**



**PDIP−8**
**L SUFFIX**
**CASE 646AA**



**SOIC−8**
**X SUFFIX**
**CASE 751BE**

### PIN CONFIGURATION



PDIP (L), SOIC (V, X)          SOIC (W)*

### PIN FUNCTION

| Pin Name | Function |
|---|---|
| CS | Chip Select |
| SK | Clock Input |
| DI | Serial Data Input |
| DO | Serial Data Output |
| $V_{CC}$ | Power Supply |
| GND | Ground |
| ORG | Memory Organization |
| PE | Program Enable |

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

* Not Recommended for New Designs

**Table 1. ABSOLUTE MAXIMUM RATINGS**

| Parameters | Ratings | Units |
|---|---|---|
| Temperature Under Bias | −55 to +125 | °C |
| Storage Temperature | −65 to +150 | °C |
| Voltage on any Pin with Respect to Ground (Note 1) | −2.0 to +$V_{CC}$ +2.0 | V |
| $V_{CC}$ with Respect to Ground | −2.0 to +7.0 | V |
| Package Power Dissipation Capability ($T_A$ = 25°C) | 1.0 | W |
| Lead Soldering Temperature (10 seconds) | 300 | °C |
| Output Short Circuit Current (Note 2) | 100 | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. The minimum DC input voltage is −0.5 V. During transitions, inputs may undershoot to −2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is $V_{CC}$ +0.5 V, which may overshoot to $V_{CC}$ +2.0 V for periods of less than 20 ns.
2. Output shorted for no more than one second. No more than one output shorted at a time.

**Table 2. RELIABILITY CHARACTERISTICS**

| Symbol | Parameter | Reference Test Method | Min | Units |
|---|---|---|---|---|
| $N_{END}$ (Note 3) | Endurance | MIL−STD−883, Test Method 1033 | 1,000,000 | Cycles/Byte |
| $T_{DR}$ (Note 3) | Data Retention | MIL−STD−883, Test Method 1008 | 100 | Years |
| $V_{ZAP}$ (Note 3) | ESD Susceptibility | MIL−STD−883, Test Method 3015 | 2000 | V |
| $I_{LTH}$ (Notes 3, 4) | Latch−Up | JEDEC Standard 17 | 100 | mA |

3. These parameters are tested initially and after a design or process change that affects the parameter.
4. Latch−up protection is provided for stresses up to 100 mA on address and data pins from −1 V to $V_{CC}$ +1 V.

**Table 3. D.C. OPERATING CHARACTERISTICS** ($V_{CC}$ = +1.8 V to +5.5 V unless otherwise specified.)

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|---|---|---|---|---|---|---|
| $I_{CC1}$ | Power Supply Current (Write) | $f_{SK}$ = 1 MHz; $V_{CC}$ = 5.0 V | | | 3 | mA |
| $I_{CC2}$ | Power Supply Current (Read) | $f_{SK}$ = 1 MHz; $V_{CC}$ = 5.0 V | | | 500 | μA |
| $I_{SB1}$ | Power Supply Current (Standby) (x8 Mode) | CS = 0 V ORG = GND | | | 10 | μA |
| $I_{SB2}$ | Power Supply Current (Standby) (x16 Mode) | CS = 0 V ORG = Float or $V_{CC}$ | | 0 | 10 | μA |
| $I_{LI}$ | Input Leakage Current | $V_{IN}$ = 0 V to $V_{CC}$ | | | 1 | μA |
| $I_{LO}$ | Output Leakage Current (Including ORG pin) | $V_{OUT}$ = 0 V to $V_{CC}$, CS = 0 V | | | 1 | μA |
| $V_{IL1}$ | Input Low Voltage | 4.5 V ≤ $V_{CC}$ < 5.5 V | −0.1 | | 0.8 | V |
| $V_{IH1}$ | Input High Voltage | 4.5 V ≤ $V_{CC}$ < 5.5 V | 2 | | $V_{CC}$ + 1 | V |
| $V_{IL2}$ | Input Low Voltage | 1.8 V ≤ $V_{CC}$ < 4.5 V | 0 | | $V_{CC}$ x 0.2 | V |
| $V_{IH2}$ | Input High Voltage | 1.8 V ≤ $V_{CC}$ < 4.5 V | $V_{CC}$ x 0.7 | | $V_{CC}$ + 1 | V |
| $V_{OL1}$ | Output Low Voltage | 4.5 V ≤ $V_{CC}$ < 5.5 V; $I_{OL}$ = 2.1 mA | | | 0.4 | V |
| $V_{OH1}$ | Output High Voltage | 4.5 V ≤ $V_{CC}$ < 5.5 V; $I_{OH}$ = −400 μA | 2.4 | | | V |
| $V_{OL2}$ | Output Low Voltage | 1.8 V ≤ $V_{CC}$ < 4.5 V; $I_{OL}$ = 1 mA | | | 0.2 | V |
| $V_{OH2}$ | Output High Voltage | 1.8 V ≤ $V_{CC}$ < 4.5 V; $I_{OH}$ = −100 μA | $V_{CC}$ − 0.2 | | | V |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

**Table 4. PIN CAPACITANCE** (Note 5)

| Symbol | Test | Conditions | Min | Typ | Max | Units |
|---|---|---|---|---|---|---|
| $C_{OUT}$ | Output Capacitance (DO) | $V_{OUT} = 0$ V | | | 5 | pF |
| $C_{IN}$ | Input Capacitance (CS, SK, DI, ORG) | $V_{IN} = 0$ V | | | 5 | pF |

**Table 5. POWER−UP TIMING** (Notes 5, 6)

| Symbol | Parameter | Max | Units |
|---|---|---|---|
| $t_{PUR}$ | Power−up to Read Operation | 1 | ms |
| $t_{PUW}$ | Power−up to Write Operation | 1 | ms |

**Table 6. A.C. TEST CONDITIONS**

| | | |
|---|---|---|
| Input Rise and Fall Times | $\leq 50$ ns | |
| Input Pulse Voltages | 0.4 V to 2.4 V | $4.5$ V $\leq V_{CC} \leq 5.5$ V |
| Timing Reference Voltages | 0.8 V, 2.0 V | $4.5$ V $\leq V_{CC} \leq 5.5$ V |
| Input Pulse Voltages | $0.2$ x $V_{CC}$ to $0.7$ x $V_{CC}$ | $1.8$ V $\leq V_{CC} \leq 4.5$ V |
| Timing Reference Voltages | $0.5$ x $V_{CC}$ | $1.8$ V $\leq V_{CC} \leq 4.5$ V |

**Table 7. A.C. CHARACTERISTICS**

| Symbol | Parameter | Test Conditions | $V_{CC} =$ 1.8 V − 5.5 V Min | $V_{CC} =$ 1.8 V − 5.5 V Max | $V_{CC} =$ 2.5 V − 5.5 V Min | $V_{CC} =$ 2.5 V − 5.5 V Max | $V_{CC} =$ 4.5 V − 5.5 V Min | $V_{CC} =$ 4.5 V − 5.5 V Max | Units |
|---|---|---|---|---|---|---|---|---|---|
| $t_{CSS}$ | CS Setup Time | | 200 | | 100 | | 50 | | ns |
| $t_{CSH}$ | CS Hold Time | | 0 | | 0 | | 0 | | ns |
| $t_{DIS}$ | DI Setup Time | | 200 | | 100 | | 50 | | ns |
| $t_{DIH}$ | DI Hold Time | | 200 | | 100 | | 50 | | ns |
| $t_{PD1}$ | Output Delay to 1 | | | 1 | | 0.5 | | 0.15 | μs |
| $t_{PD0}$ | Output Delay to 0 | $C_L = 100$ pF (Note 7) | | 1 | | 0.5 | | 0.15 | μs |
| $t_{HZ}$ (Note 5) | Output Delay to High−Z | | | 400 | | 200 | | 100 | ns |
| $t_{EW}$ | Program/Erase Pulse Width | | | 5 | | 5 | | 5 | ms |
| $t_{CSMIN}$ | Minimum CS Low Time | | 1 | | 0.5 | | 0.15 | | μs |
| $t_{SKHI}$ | Minimum SK High Time | | 1 | | 0.5 | | 0.15 | | μs |
| $t_{SKLOW}$ | Minimum SK Low Time | | 1 | | 0.5 | | 0.15 | | μs |
| $t_{SV}$ | Output Delay to Status Valid | | | 1 | | 0.5 | | 0.1 | μs |
| $SK_{MAX}$ | Maximum Clock Frequency | | DC | 500 | DC | 1000 | DC | 3000 | kHz |

5. These parameters are tested initially and after a design or process change that affects the parameter.
6. $t_{PUR}$ and $t_{PUW}$ are the delays required from the time $V_{CC}$ is stable until the specified operation can be initiated.
7. The input levels and timing reference points are shown in the "A.C. Test Conditions" table.

# CAT93C86

## Table 8. INSTRUCTION SET

| Instruction | Start Bit | Opcode | Address | | Data | | Comments |
|---|---|---|---|---|---|---|---|
| | | | x8 | x16 | x8 | x16 | |
| READ | 1 | 10 | A10–A0 | A9–A0 | | | Read Address AN– A0 |
| ERASE | 1 | 11 | A10–A0 | A9–A0 | | | Clear Address AN– A0 |
| WRITE | 1 | 01 | A10–A0 | A9–A0 | D7–D0 | D15–D0 | Write Address AN– A0 |
| EWEN | 1 | 00 | 11XXXXXXXX | 11XXXXXXX | | | Write Enable |
| EWDS | 1 | 00 | 00XXXXXXXX | 00XXXXXXX | | | Write Disable |
| ERAL | 1 | 00 | 10XXXXXXXX | 10XXXXXXX | | | Clear All Addresses |
| WRAL | 1 | 00 | 01XXXXXXXX | 01XXXXXXX | D7–D0 | D15–D0 | Write All Addresses |

## Device Operation

The CAT93C86 is a 16,384–bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C86 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 13–bit instructions control the reading, writing and erase operations of the device. When organized as X8, seven 14–bit instructions control the reading, writing and erase operations of the device. The CAT93C86 operates on a single power supply and will generate on chip, the high voltage required during any write operation.

Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.

The ready/busy status can be determined after the start of a write operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.

The format for all instructions sent to the device is a logical "1" start bit, a 2–bit (or 4–bit) opcode, 10–bit address (an additional bit when organized X8) and for write operations a 16–bit data field (8–bit for X8 organizations).

*Note: The Write, Erase, Write all and Erase all instructions require PE = 1. If PE is left floating, 93C86 is in Program Enabled mode. For Write Enable and Write Disable instruction PE = don't care.*

## Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT93C86 will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed (MSB first). The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay ($t_{PD0}$ or $t_{PD1}$).

After the initial data word has been shifted out and CS remains asserted with the SK clock continuing to toggle, the device will automatically increment to the next address and shift out the next data word in a sequential READ mode. As long as CS is continuously asserted and SK continues to toggle, the device will keep incrementing to the next address automatically until it reaches to the end of the address space, then loops back to address 0. In the sequential READ mode, only the initial data word is preceded by a dummy zero bit. All subsequent data words will follow without a dummy zero bit.

## Write

After receiving a WRITE command, address and the data, the CS (Chip Select) pin must be deselected for a minimum of $t_{CSMIN}$. The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. Since this device features Auto–Clear before write, it is NOT necessary to erase a memory location before it is written into.

# CAT93C86



**Figure 2. Synchronous Data Timing**



**Figure 3. Read Instruction Timing**



**Figure 4. Write Instruction Timing**

# CAT93C86

## Erase

Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum of $t_{CSMIN}$. The falling edge of CS will start the self clocking clear cycle of the selected memory location. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

## Erase/Write Enable and Disable

The CAT93C86 powers up in the write disable state. Any writing after power–up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT93C86 write and clear instructions, and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

## Erase All

Upon receiving an ERAL command, the CS (Chip Select) pin must be deselected for a minimum of $t_{CSMIN}$. The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

## Write All

Upon receiving a WRAL command and data, the CS (Chip Select) pin must be deselected for a minimum of $t_{CSMIN}$. The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT93C86 can be determined by selecting the device and polling the DO pin. It is not necessary for all memory locations to be cleared before the WRAL command is executed.



**Figure 5. Erase Instruction Timing**

# CAT93C86

## PACKAGE DIMENSIONS

**PDIP−8, 300 mils**
CASE 646AA−01
ISSUE A

| SYMBOL | MIN | NOM | MAX |
|--------|-----|-----|-----|
| A | | | 5.33 |
| A1 | 0.38 | | |
| A2 | 2.92 | 3.30 | 4.95 |
| b | 0.36 | 0.46 | 0.56 |
| b2 | 1.14 | 1.52 | 1.78 |
| c | 0.20 | 0.25 | 0.36 |
| D | 9.02 | 9.27 | 10.16 |
| E | 7.62 | 7.87 | 8.25 |
| E1 | 6.10 | 6.35 | 7.11 |
| e | 2.54 BSC | | |
| eB | 7.87 | | 10.92 |
| L | 2.92 | 3.30 | 3.80 |

PIN # 1
IDENTIFICATION

**TOP VIEW**

**SIDE VIEW**

**END VIEW**

**Notes:**

(1) All dimensions are in millimeters.
(2) Complies with JEDEC MS-001.

# CAT93C86

## PACKAGE DIMENSIONS

**SOIC 8, 150 mils**
CASE 751BD–01
ISSUE O

**TOP VIEW**

PIN # 1
IDENTIFICATION

| SYMBOL | MIN | NOM | MAX |
|--------|-----|-----|-----|
| A | 1.35 | | 1.75 |
| A1 | 0.10 | | 0.25 |
| b | 0.33 | | 0.51 |
| c | 0.19 | | 0.25 |
| D | 4.80 | | 5.00 |
| E | 5.80 | | 6.20 |
| E1 | 3.80 | | 4.00 |
| e | | 1.27 BSC | |
| h | 0.25 | | 0.50 |
| L | 0.40 | | 1.27 |
| θ | 0º | | 8º |

**SIDE VIEW**

**END VIEW**

**Notes:**

(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.

# CAT93C86

## PACKAGE DIMENSIONS

**SOIC–8, 208 mils**
CASE 751BE–01
ISSUE O

| SYMBOL | MIN | NOM | MAX |
|--------|-----|-----|-----|
| A | | | 2.03 |
| A1 | 0.05 | | 0.25 |
| b | 0.36 | | 0.48 |
| c | 0.19 | | 0.25 |
| D | 5.13 | | 5.33 |
| E | 7.75 | | 8.26 |
| E1 | 5.13 | | 5.38 |
| e | | 1.27 BSC | |
| L | 0.51 | | 0.76 |
| θ | 0º | | 8º |

PIN#1 IDENTIFICATION

**TOP VIEW**

**SIDE VIEW**

**END VIEW**

**Notes:**

(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with EIAJ EDR-7320.

## ORDERING INFORMATION

| OPN | Specific Device Marking* | Pkg Type | Temperature Range | Lead Finish | Shipping |
|---|---|---|---|---|---|
| CAT93C86LI–G | 93C86D | PDIP–8 | I = Industrial (−40°C to +85°C) | NiPdAu | Tube, 50 Units / Tube |
| CAT93C86VI–G | 93C86D | SOIC–8, JEDEC | I = Industrial (−40°C to +85°C) | NiPdAu | Tube, 100 Units / Tube |
| CAT93C86VI–GT3 | 93C86D | SOIC–8, JEDEC | I = Industrial (−40°C to +85°C) | NiPdAu | Tape & Reel, 3000 Units / Reel |
| CAT93C86WI–GT3 (Note 10) | 93C86D | SOIC–8, JEDEC | I = Industrial (−40°C to +85°C) | NiPdAu | Tape & Reel, 3000 Units / Reel |
| CAT93C86XI–T2 | 93C86D | SOIC–8, EIAJ | I = Industrial (−40°C to +85°C) | Matte–Tin | Tape & Reel, 2000 Units / Reel |

*Marking for new product Revision D.
8. All packages are RoHS–compliant (Lead–free, Halogen–free).
9. The standard lead finish is NiPdAu.
10. Not recommended for new designs.
11. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
12. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
13. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com

# X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for* EEPROM *category:*

*Click to view products by* ON Semiconductor *manufacturer:*

Other Similar products are found below :

M29F040-70K6  718278CB  718620G  444358RB  444362FB  BR93C46-WMN7TP  EEROMH  CAT25320YIGT-KK  LE24C162-R-E  5962-8751409YA  BR9016AF-WE2  LE2464DXATBG  CAS93C66VP2I-GT3  W60002FT20T  CAT24S128C4UTR  ZD24C64B-SSGMA0  BL24C04F-RRRC  S-25C040A0I-I8T1U  AT24C256BY7-YH-T  M24C64-DFCT6TPK  BR24C21FJ-E2  BR24G02FVJ-3GTE2  BR24L16FJ-WE2  BR24L16FVJ-WE2  BR24S16FJ-WE2  BR24S256F-WE2  BR93L56RFV-WE2  BR93L66F-WE2  BR93L76RFV-WE2  CAT24C64C4CTR  CHL24C32WEGT3  AT28HC256E-12SU-T  AT93C46DY6-YH-T  BR24T02FVT-WSGE2  M35B32-WMN6TP  M24C64-FMC6TG  M24C08-WDW6TP  CAT25080VP2IGTQH  CAT25020ZIGT-QP  CAT24C01VP2I-GT3  CAT93C76BZI-GT3  CAT64LC40WI-T3  CAT25256HU4E-GT3  CAT25128VP2I-GT3  CAT25040VP2I-GT3  CAT25020VP2I-GT3  CAT24C16ZI-G  CAT24C05LI-G  CAT24C01ZI-G  CAT24C05WI-G