# ON Semiconductor

## Is Now

# onsemi™

**To learn more about onsemi™, please visit our website at**
**www.onsemi.com**

# CAT9555

# 16-bit I$^2$C and SMBus I/O Port with Interrupt

## Description

The CAT9555 is a CMOS device that provides 16−bit parallel input/output port expansion for I$^2$C and SMBus compatible applications. These I/O expanders provide a simple solution in applications where additional I/Os are needed: sensors, power switches, LEDs, pushbuttons, and fans.

The CAT9555 consists of two 8−bit Configuration ports (input or output), Input, Output and Polarity inversion registers, and an I$^2$C/SMBus−compatible serial interface.

Any of the sixteen I/Os can be configured as an input or output by writing to the configuration register. The system master can invert the CAT9555 input data by writing to the active−high polarity inversion register.

The CAT9555 features an active low interrupt output which indicates to the system master that an input state has changed.

The three address input pins provide the device's extended addressing capability and allow up to eight devices to share the same bus. The fixed part of the I$^2$C slave address is the same as the CAT9554, allowing up to eight of these devices in any combination to be connected on the same bus.

## Features

- 400 kHz I$^2$C Bus Compatible
- 2.3 V to 5.5 V Operation
- Low Stand−by Current
- 5 V Tolerant I/Os
- 16 I/O Pins that Default to Inputs at Power−up
- High Drive Capability
- Individual I/O Configuration
- Polarity Inversion Register
- Active Low Interrupt Output
- Internal Power−on Reset
- No Glitch on Power−up
- Noise Filter on SDA/SCL Inputs
- Cascadable up to 8 Devices
- Industrial Temperature Range
- 24−lead SOIC and TSSOP, and 24−pad TQFN (4 x 4 mm) Packages
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

## Applications

- White Goods (dishwashers, washing machines)
- Handheld Devices (cell phones, PDAs, digital cameras)
- Data Communications (routers, hubs and servers)

**ON Semiconductor®**

http://onsemi.com

**SOIC−24**
**W SUFFIX**
**CASE 751BK**

**TSSOP−24**
**Y SUFFIX**
**CASE 948AR**

**TQFN−24**
**HV6 SUFFIX**
**CASE 510AG**

**TQFN−24**
**HT6 SUFFIX**
**CASE 510AN**

### MARKING DIAGRAMS

```
A3B
CAT9555WI
YMXXXX
```
(SOIC)

```
AB
CAT9555YI
3YMXXX
```
(TSSOP)

| | |
|---|---|
| A | = Assembly Location |
| 3 | = Matte−Tin Lead Finish |
| B | = Product Revision (Fixed as "B") |
| CAT955W | = Device Code (SOIC) |
| CAT9555Y | = Device Code (TSSOP) |
| I | = Industrial Temperature Range |
| Y | = Production Year (Last Digit) |
| M | = Production Month (1−9, O, N, D) |
| XXX | = Last Three Digits of Assembly Lot Number |
| XXXX | = Last Four Digits of Assembly Lot Number |

```
HHHH
AXXX
YMCC
```
(TQFN)

| | | | |
|---|---|---|---|
| HHHH | = Device Code | MAAB = HT6 | |
| | | LAAB = HV6 | |
| A | = Assembly Location | | |
| XXX | = Last Three Digits of Assembly Lot Number | | |
| Y | = Production Year (Last Digit) | | |
| M | = Production Month (1−9, O, N, D) | | |
| CC | = Country Code | TH = Thailand | |
| | | MY = Malaysia | |

### ORDERING INFORMATION

# CAT9555



**Figure 1. Pin Configurations**



Note: All I/Os are set to inputs at RESET.

**Figure 2. Block Diagram**

# CAT9555

### Table 1. PIN DESCRIPTION

| SOIC / TSSOP | TQFN | Pin Name | Function |
|---|---|---|---|
| 1 | 22 | $\overline{INT}$ | Interrupt Output (open drain) |
| 2 | 23 | A1 | Address Input 1 |
| 3 | 24 | A2 | Address Input 2 |
| 4–11 | 1–8 | $I/O_{0.0} - I/O_{0.7}$ | I/O Port 0.0 to I/O Port 0.7 |
| 12 | 9 | $V_{SS}$ | Ground |
| 13–20 | 10–17 | $I/O_{1.0} - I/O_{1.7}$ | I/O Port 1.0 to I/O Port 1.7 |
| 21 | 18 | A0 | Address Input 0 |
| 22 | 19 | SCL | Serial Clock |
| 23 | 20 | SDA | Serial Data |
| 24 | 21 | $V_{CC}$ | Power Supply |

### Table 2. ABSOLUTE MAXIMUM RATINGS

| Parameters | Ratings | Units |
|---|---|---|
| $V_{CC}$ with Respect to Ground | −0.5 to +6.5 | V |
| Voltage on Any Pin with Respect to Ground | −0.5 to +5.5 | V |
| DC Current on $I/O_{1.0}$ to $I/O_{1.7}$, $I/O_{0.0}$ to $I/O_{0.7}$ | ±50 | mA |
| DC Input Current | ±20 | mA |
| $V_{CC}$ Supply Current | 160 | mA |
| $V_{SS}$ Supply Current | 200 | mA |
| Package Power Dissipation Capability ($T_A$ = 25°C) | 1.0 | W |
| Junction Temperature | +150 | °C |
| Storage Temperature | −65 to +150 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### Table 3. RELIABILITY CHARACTERISTICS

| Symbol | Parameter | Reference Test Method | Min | Units |
|---|---|---|---|---|
| $V_{ZAP}$ (Note 1) | ESD Susceptibility | JEDEC Standard JESD 22 | 2000 | V |
| $I_{LTH}$ (Note 1) | Latch−up | JEDEC JESD78A | 100 | mA |

1. This parameter is tested initially and after a design or process change that affects the parameter.

**Table 4. D.C. OPERATING CHARACTERISTICS** ($V_{CC}$ = 2.3 V to 5.5 V; $V_{SS}$ = 0 V; $T_A$ = −40°C to +85°C, unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **SUPPLIES** | | | | | | |
| $V_{CC}$ | Supply voltage | | 2.3 | – | 5.5 | V |
| $I_{CC}$ | Supply current | Operating mode; $V_{CC}$ = 5.5 V; no load; $f_{SCL}$ = 100 kHz | – | 135 | 200 | μA |
| $I_{stbl}$ | Standby current | Standby mode; $V_{CC}$ = 5.5 V; no load; $V_I$ = $V_{SS}$; $f_{SCL}$ = 0 kHz; I/O = inputs | – | 1.1 | 1.5 | mA |
| $I_{stbh}$ | Standby current | Standby mode; $V_{CC}$ = 5.5 V; no load; $V_I$ = $V_{CC}$; $f_{SCL}$ = 0 kHz; I/O = inputs | – | 0.75 | 1 | μA |
| $V_{POR}$ | Power−on reset voltage | No load; $V_I$ = $V_{CC}$ or $V_{SS}$ | – | 1.5 | 1.65 | V |
| **SCL, SDA, $\overline{INT}$** | | | | | | |
| $V_{IL}$ (Note 2) | Low level input voltage | | −0.5 | – | 0.3 x $V_{CC}$ | V |
| $V_{IH}$ (Note 2) | High level input voltage | | 0.7 x $V_{CC}$ | – | 5.5 | V |
| $I_{OL}$ | Low level output current | $V_{OL}$ = 0.4 V | 3 | – | – | mA |
| $I_L$ | Leakage current | $V_I$ = $V_{CC}$ = $V_{SS}$ | −1 | – | +1 | μA |
| $C_I$ (Note 3) | Input capacitance | $V_I$ = $V_{SS}$ | – | – | 6 | pF |
| $C_O$ (Note 3) | Output capacitance | $V_O$ = $V_{SS}$ | – | – | 8 | pF |
| **A0, A1, A2** | | | | | | |
| $V_{IL}$ (Note 2) | Low level input voltage | | −0.5 | – | 0.3 x $V_{CC}$ | V |
| $V_{IH}$ (Note 2) | High level input voltage | | 0.7 x $V_{CC}$ | – | 5.5 | V |
| $I_{LI}$ | Input leakage current | | −1 | – | 1 | μA |
| **I/Os** | | | | | | |
| $V_{IL}$ | Low level input voltage | | −0.5 | – | 0.3 x $V_{CC}$ | V |
| $V_{IH}$ | High level input voltage | | 0.7 x $V_{CC}$ | – | 5.5 | V |
| $I_{OL}$ | Low level output current | $V_{OL}$ = 0.5 V; $V_{CC}$ = 2.3 V to 5.5 V (Note 4) | 8 | 8 to 20 | – | mA |
| | | $V_{OL}$ = 0.7 V; $V_{CC}$ = 2.3 V to 5.5 V (Note 4) | 10 | 10 to 24 | – | |
| $V_{OH}$ | High level output voltage | $I_{OH}$ = −8 mA; $V_{CC}$ = 2.3 V (Note 5) | 1.8 | – | – | V |
| | | $I_{OH}$ = −10 mA; $V_{CC}$ = 2.3 V (Note 5) | 1.7 | – | – | |
| | | $I_{OH}$ = −8 mA; $V_{CC}$ = 3.0 V (Note 5) | 2.6 | – | – | |
| | | $I_{OH}$ = −10 mA; $V_{CC}$ = 3.0 V (Note 5) | 2.5 | – | – | |
| | | $I_{OH}$ = −8 mA; $V_{CC}$ = 4.75 V (Note 5) | 4.1 | – | – | |
| | | $I_{OH}$ = −10 mA; $V_{CC}$ = 4.75 V (Note 5) | 4.0 | – | – | |
| $I_{IH}$ | Input leakage current | $V_{CC}$ = 3.6 V; $V_I$ = $V_{CC}$ | – | – | 1 | μA |
| $I_{IL}$ | Input leakage current | $V_{CC}$ = 5.5 V; $V_I$ = $V_{SS}$ | – | – | −100 | μA |
| $C_I$ (Note 3) | Input capacitance | | – | – | 5 | pF |
| $C_O$ (Note 3) | Output capacitance | | – | – | 8 | pF |

2. $V_{IL}$ min and $V_{IH}$ max are reference values only and are not tested.
3. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
4. Each I/Os must be externally limited to a maximum of 25 mA and each octal (I/O$_{0.0}$ to I/O$_{0.7}$ and I/O$_{1.0}$ to I/O$_{1.7}$) must be limited to a maximum current of 100 mA for a device total of 200 mA.
5. The total current sourced by all I/Os must be limited to 160 mA.

**Table 5. A.C. CHARACTERISTICS** (V$_{CC}$ = 2.3 V to 5.5 V, T$_A$ = −40°C to +85°C, unless otherwise specified) (Note 6)

| Symbol | Parameter | Standard I²C | | Fast I²C | | Units |
|---|---|---|---|---|---|---|
| | | Min | Max | Min | Max | |
| F$_{SCL}$ | Clock Frequency | | 100 | | 400 | kHz |
| t$_{HD:STA}$ | START Condition Hold Time | 4 | | 0.6 | | μs |
| t$_{LOW}$ | Low Period of SCL Clock | 4.7 | | 1.3 | | μs |
| t$_{HIGH}$ | High Period of SCL Clock | 4 | | 0.6 | | μs |
| t$_{SU:STA}$ | START Condition Setup Time | 4.7 | | 0.6 | | μs |
| t$_{HD:DAT}$ | Data In Hold Time | 0 | | 0 | | μs |
| t$_{SU:DAT}$ | Data In Setup Time | 250 | | 100 | | ns |
| t$_R$ (Note 7) | SDA and SCL Rise Time | | 1000 | | 300 | ns |
| t$_F$ (Note 7) | SDA and SCL Fall Time | | 300 | | 300 | ns |
| t$_{SU:STO}$ | STOP Condition Setup Time | 4 | | 0.6 | | μs |
| t$_{BUF}$ (Note 7) | Bus Free Time Between STOP and START | 4.7 | | 1.3 | | μs |
| t$_{AA}$ | SCL Low to Data Out Valid | | 3.5 | | 0.9 | μs |
| t$_{DH}$ | Data Out Hold Time | 100 | | 50 | | ns |
| T$_i$ (Note 7) | Noise Pulse Filtered at SCL and SDA Inputs | | 100 | | 100 | ns |

**PORT TIMING**

| | | | | | | |
|---|---|---|---|---|---|---|
| t$_{PV}$ | Output Data Valid | | | | 200 | ns |
| t$_{PS}$ | Input Data Setup Time | | | 100 | | ns |
| t$_{PH}$ | Input Data Hold Time | | | 1 | | μs |

**INTERRUPT TIMING**

| | | | | | | |
|---|---|---|---|---|---|---|
| t$_{IV}$ | Interrupt Valid | | | | 4 | μs |
| t$_{IR}$ | Interrupt Reset | | | | 4 | μs |

6. Test conditions according to "AC Test Conditions" table.
7. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.

**Table 6. A.C. TEST CONDITIONS**

| Input Rise and Fall time | ≤ 10 ns |
|---|---|
| CMOS Input Voltages | 0.2 V$_{CC}$ to 0.8 V$_{CC}$ |
| CMOS Input Reference Voltages | 0.3 V$_{CC}$ to 0.7 V$_{CC}$ |
| Output Reference Voltages | 0.5 V$_{CC}$ |
| Output Load: SDA, $\overline{INT}$ | Current Source: I$_{OL}$ = 3 mA; C$_L$ = 100 pF |
| Output Load: I/Os | Current Source: I$_{OL}$/I$_{OH}$ = 10 mA; C$_L$ = 50 pF |



**Figure 3. I²C Serial Interface Timing**

**Pin Description**

**SCL: Serial Clock**

The serial clock input clocks all data transferred into or out of the device. The SCL line requires a pull−up resistor if it is driven by an open drain output.

**SDA: Serial Data/Address**

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire−ORed with other open drain or open collector outputs. A pull−up resistor must be connected from SDA line to $V_{CC}$. The value of the pull−up resistor, $R_P$, can be calculated based on minimum and maximum values from Figure 4 and Figure 5 (see Note).

**A0, A1, A2: Device Address Inputs**

These inputs are used for extended addressing capability. The A0, A1, A2 pins should be hardwired to $V_{CC}$ or $V_{SS}$. When hardwired, up to eight CAT9555s may be addressed on a single bus system. The levels on these inputs are compared with corresponding bits, A2, A1, A0, from the slave address byte.

**$I/O_{0.0}$ to $I/O_{0.7}$, $I/O_{1.0}$ to $I/O_{1.7}$: Input / Output Ports**

Any of these pins may be configured as input or output. The simplified schematic of $I/O_0$ to $I/O_7$ is shown in Figure 6. When an I/O is configured as an input, the Q1 and Q2 output transistors are off creating a high impedance input with a weak pull−up resistor (typical 100 k$\Omega$). If the I/O pin is configured as an output, the push−pull output stage is enabled. Care should be taken if an external voltage is applied to an I/O pin configured as an output due to the low impedance paths that exist between the pin and either $V_{CC}$ or $V_{SS}$.



**Figure 4. Minimum $R_P$ as a Function of Supply Voltage**



**Figure 5. Maximum $R_P$ Value vs. Bus Capacitance**

NOTE: According to the Fast Mode I2C bus specification, for bus capacitance up to 200 pF, the pull up device can be a resistor. For bus loads between 200 pF and 400 pF, the pull−up device can be a current source (Imax = 3 mA) or a switched resistor circuit.

# CAT9555

## $\overline{\text{INT}}$: Interrupt Output

The open−drain interrupt output is activated when one of the port pins configured as an input changes state (differs from the corresponding input port register bit state). The interrupt is deactivated when the input returns to its previous state or the input port register is read.

Since there are two 8−bit ports that are read independently, the interrupt caused by Port 0 will not be cleared by a read of Port 1, or vice versa.

Changing an I/O from an output to an input may cause a false interrupt if the state of the pin does not match the contents of the input port register.



**Figure 6. Simplified Schematic of I/Os**

# CAT9555

## FUNCTIONAL DESCRIPTION

The CAT9555 general purpose input/output (GPIO) peripheral provides up to sixteen I/O ports, controlled through an I$^2$C compatible serial interface.

The CAT9555 supports the I$^2$C Bus data transmission protocol. This Inter−Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT9555 operates as a Slave device. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

### I$^2$C Bus Protocol

The features of the I$^2$C bus protocol are defined as follows:
1. Data transfer may be initiated only when the bus is not busy.
2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 7).

### START and STOP Conditions

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT9555 monitors the SDA and SCL lines and will not respond until this condition is met.

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

### Device Addressing

After the bus Master sends a START condition, a slave address byte is required to enable the CAT9555 for a read or write operation. The four most significant bits of the slave address are fixed as binary 0100 (Figure 8). The CAT9555 uses the next three bits as address bits.

The address bits A2, A1 and A0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7−bit slave address is the R/$\overline{W}$ bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected.

Following the START condition and the slave address byte, the CAT9555 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT9555 then performs a read or a write operation depending on the state of the R/$\overline{W}$ bit.



Figure 7. START/STOP Condition



Figure 8. CAT9555 Slave Address

### Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 9).

The CAT9555 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each data byte.

When the CAT9555 begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT9555 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue a stop condition to return the CAT9555 to the standby power mode and place the device in a known state.

# CAT9555

## Registers and Bus Transactions

The CAT9555 internal registers and their address and function are shown in Table 7.

The command byte is the first byte to follow the device address byte during a write/read bus transaction. The register command byte acts as a pointer to determine which register will be written or read.

The input port register is a read only port. It reflects the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output by the configuration register. Writes to the input port register are ignored.

### Table 7. REGISTER COMMAND BYTE

| Command (hex) | Register |
|---|---|
| 0h | Input Port 0 |
| 1h | Input Port 1 |
| 2h | Output Port 0 |
| 3h | Output Port 1 |
| 4h | Polarity Inversion Port 0 |
| 5h | Polarity Inversion Port 1 |
| 6h | Configuration Port 0 |
| 7h | Configuration Port 1 |

### Table 8. REGISTERS 0 AND 1 – INPUT PORT REGISTERS

| bit | $I_{0.7}$ | $I_{0.6}$ | $I_{0.5}$ | $I_{0.4}$ | $I_{0.3}$ | $I_{0.2}$ | $I_{0.1}$ | $I_{0.0}$ |
|---|---|---|---|---|---|---|---|---|
| default | X | X | X | X | X | X | X | X |
| bit | $I_{1.7}$ | $I_{1.6}$ | $I_{1.5}$ | $I_{1.4}$ | $I_{1.3}$ | $I_{1.2}$ | $I_{1.1}$ | $I_{1.0}$ |
| default | X | X | X | X | X | X | X | X |

### Table 9. REGISTERS 2 AND 3 – OUTPUT PORT REGISTERS

| bit | $O_{0.7}$ | $O_{0.6}$ | $O_{0.5}$ | $O_{0.4}$ | $O_{0.3}$ | $O_{0.2}$ | $O_{0.1}$ | $O_{0.0}$ |
|---|---|---|---|---|---|---|---|---|
| default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| bit | $O_{1.7}$ | $O_{1.6}$ | $O_{1.5}$ | $O_{1.4}$ | $O_{1.3}$ | $O_{1.2}$ | $O_{1.1}$ | $O_{1.0}$ |
| default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

### Table 10. REGISTERS 4 AND 5 – POLARITY INVERSION REGISTERS

| bit | $N_{0.7}$ | $N_{0.6}$ | $N_{0.5}$ | $N_{0.4}$ | $N_{0.3}$ | $N_{0.2}$ | $N_{0.1}$ | $N_{0.0}$ |
|---|---|---|---|---|---|---|---|---|
| default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| bit | $N_{1.7}$ | $N_{1.6}$ | $N_{1.5}$ | $N_{1.4}$ | $N_{1.3}$ | $N_{1.2}$ | $N_{1.1}$ | $N_{1.0}$ |
| default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

### Table 11. REGISTERS 6 AND 7 – CONFIGURATION REGISTERS

| bit | $C_{0.7}$ | $C_{0.6}$ | $C_{0.5}$ | $C_{0.4}$ | $C_{0.3}$ | $C_{0.2}$ | $C_{0.1}$ | $C_{0.0}$ |
|---|---|---|---|---|---|---|---|---|
| default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| bit | $C_{1.7}$ | $C_{1.6}$ | $C_{1.5}$ | $C_{1.4}$ | $C_{1.3}$ | $C_{1.2}$ | $C_{1.1}$ | $C_{1.0}$ |
| default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



**Figure 9. Acknowledge Timing**

# CAT9555

The output port register sets the outgoing logic levels of the I/O ports, defined as outputs by the configuration register. Bit values in this register have no effect on I/O pins defined as inputs. Reads from the output port register reflect the value that is in the flip-flop controlling the output, not the actual I/O pin value.

The polarity inversion register allows the user to invert the polarity of the input port register data. If a bit in this register is set ("1") the corresponding input port data is inverted. If a bit in the polarity inversion register is cleared ("0"), the original input port polarity is retained.

The configuration register sets the directions of the ports. Set the bit in the configuration register to enable the corresponding port pin as an input with a high impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At power-up, the I/Os are configured as inputs with a weak pull-up resistor to $V_{CC}$.

## Writing to the Port Registers

Data is transmitted to the CAT9555 registers using the write mode shown in Figure 10 and Figure 11.

The CAT9555 registers are configured to operate at four register pairs: Input Ports, Output Ports, Polarity Inversion Ports and Configuration Ports. After sending data to one register, the next data byte will be sent to the other register in the pair. For example, if the first byte of data is sent to the Configuration Port 1 (register 7), the next byte will be stored in the Configuration Port 0 (register 6). Each 8-bit register may be updated independently of the other registers.

## Reading the Port Registers

The CAT9555 registers are read according to the timing diagrams shown in Figure 12 and Figure 13. Data from the register, defined by the command byte, will be sent serially on the SDA line. Data is clocked into the register on the failing edge of the acknowledge clock pulse. After the first byte is read, additional data bytes may be read, but the second read will reflect the data from the other register in the pair. For example, if the first read is data from Input Port 0, the next read data will be from Input Port 1. The transfer is stopped when the master will not acknowledge the data byte received and issue the STOP condition.



**Figure 10. Write to Output Port Register**



**Figure 11. Write to Configuration Register**

**Power-On Reset Operation**

When the power supply is applied to $V_{CC}$ pin, an internal power-on reset pulse holds the CAT9555 in a reset state until $V_{CC}$ reaches $V_{POR}$ level. At this point, the reset condition is released and the internal state machine and the CAT9555 registers are initialized to their default state.



NOTE:    Transfer can be stopped at any time by a STOP condition.

**Figure 12. Read from Register**



NOTE:    Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to 00 (read input port register).

**Figure 13. Read Input Port Register**

# CAT9555

## PACKAGE DIMENSIONS

**SOIC−24, 300 mils**
CASE 751BK−01
ISSUE O

**TOP VIEW**

PIN#1 IDENTIFICATION

| SYMBOL | MIN | NOM | MAX |
|--------|------|---------|-------|
| A | 2.35 | | 2.65 |
| A1 | 0.10 | | 0.30 |
| A2 | 2.05 | | 2.55 |
| b | 0.31 | | 0.51 |
| c | 0.20 | | 0.33 |
| D | 15.20 | | 15.40 |
| E | 10.11 | | 10.51 |
| E1 | 7.34 | | 7.60 |
| e | | 1.27 BSC | |
| h | 0.25 | | 0.75 |
| L | 0.40 | | 1.27 |
| θ | 0º | | 8º |
| θ1 | 5º | | 15º |

**SIDE VIEW**

**END VIEW**

**Notes:**

(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-013.

# CAT9555

## PACKAGE DIMENSIONS

**TSSOP24, 4.4x7.8**
CASE 948AR–01
ISSUE A



**TOP VIEW**

| SYMBOL | MIN | NOM | MAX |
|--------|-----|-----|-----|
| A | | | 1.20 |
| A1 | 0.05 | | 0.15 |
| A2 | 0.80 | | 1.05 |
| b | 0.19 | | 0.30 |
| c | 0.09 | | 0.20 |
| D | 7.70 | 7.80 | 7.90 |
| E | 6.25 | 6.40 | 6.55 |
| E1 | 4.30 | 4.40 | 4.50 |
| e | 0.65 BSC | | |
| L | 0.50 | 0.60 | 0.70 |
| L1 | 1.00 REF | | |
| θ | 0º | | 8º |

**SIDE VIEW**

**END VIEW**

**Notes:**

(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MO-153.

# CAT9555

## PACKAGE DIMENSIONS

**TQFN24, 4x4**
CASE 510AG−01
ISSUE B

**TOP VIEW**

**SIDE VIEW**

**BOTTOM VIEW**

DETAIL A

PIN#1 ID

PIN#1 INDEX AREA

**DETAIL A**

**FRONT VIEW**

| SYMBOL | MIN | NOM | MAX |
|--------|-----|-----|-----|
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | | 0.05 |
| A3 | | 0.20 REF | |
| b | 0.20 | 0.25 | 0.30 |
| D | | 4.00 BSC | |
| D2 | 2.70 | 2.80 | 2.90 |
| E | | 4.00 BSC | |
| E2 | 2.70 | 2.80 | 2.90 |
| e | | 0.50 BSC | |
| L | 0.30 | | 0.50 |

**Notes:**

(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-220.
(3) Minimum space between leads and flag cannot be smaller than 0.15 mm.

# CAT9555

## PACKAGE DIMENSIONS

**TQFN24, 4x4 TA**
CASE 510AN–01
ISSUE O



**TOP VIEW**

**SIDE VIEW**

**BOTTOM VIEW**

| SYMBOL | MIN | NOM | MAX |
|--------|------|----------|------|
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | – | 0.05 |
| A3 | | 0.20 REF | |
| b | 0.20 | 0.25 | 0.30 |
| D | | 4.00 BSC | |
| D2 | 2.00 | – | 2.20 |
| E | | 4.00 BSC | |
| E2 | 2.00 | – | 2.20 |
| e | | 0.50 BSC | |
| L | 0.30 | – | 0.50 |

**DETAIL A**

**FRONT VIEW**

**Notes:**

(1) All dimensions are in millimeters.
(2) Complies with JEDEC MO-220.
(3) Minimum space between leads and flag cannot be smaller than 0.15 mm.

## Example of Ordering Information (Notes 8 to 12)

| Prefix | Device # | Suffix |
|---|---|---|

```
CAT        9555    HV6        I          –G         T2
```

**Business Group ID**

**Product Number**
9555

**Package**
W: SOIC
Y: TSSOP
HV6: TQFN
HT6: TQFN

**Temperature Range**
I = Industrial (−40°C to +85°C)

**Lead Finish**
G: NiPdAu
Blank: Matte−Tin

**Tape & Reel**
T: Tape & Reel
1: 1,000 / Reel (SOIC Only)
2: 2,000 / Reel

8.  All packages are RoHS−compliant (Lead−free, Halogen−free).
9.  The standard lead finish is Matte−Tin for SOIC and TSSOP packages and NiPdAu for TQFN package.
10. The device used in the above example is a CAT9555HV6I−GT2 (TQFN, Industrial Temperature, NiPdAu, Tape & Reel, 2,000/Reel).
11. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
12. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### Table 12. ORDERING PART NUMBER

| Part Number | Package | Lead Finish |
|---|---|---|
| CAT9555WI | SOIC | Matte−Tin |
| CAT9555WI−T1 | SOIC | Matte−Tin |
| CAT9555YI | TSSOP | Matte−Tin |
| CAT9555YI−T2 | TSSOP | Matte−Tin |
| CAT9555HV6I−G | TQFN | NiPdAu |
| CAT9555HV6I−GT2 | TQFN | NiPdAu |
| CAT9555HT6I−G | TQFN | NiPdAu |
| CAT9555HT6I−GT2 | TQFN | NiPdAu |

ON Semiconductor is licensed by Philips Corporation to carry the I2C Protocol.

# X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for* Interface - I/O Expanders *category:*

*Click to view products by* ON Semiconductor *manufacturer:*

Other Similar products are found below :

PCA9654EDR2G  LC709006V-E  LC709006V-TLM-E  PM8004C-F3EI  PM8005C-F3EI  PI4IOE5V9554LEX  PI4IOE5V9555LEX  PI4IOE5V6534Q2ZLWEX  PI4IOE5V6416Q2LEX  41700-100  MCP25050-E/P  PCA9554PW.112  PCA9555PW.112  MIC74YQS  ADP5585ACBZ-00-R7  ADP5585ACBZ-04-R7  EM4095HMSO16A  HTRC11001T/02EE  ADP5587ACPZ-1-R7  ADP5587ACPZ-R7  ADP5585ACPZ-01-R7  ADP5586ACBZ-00-R7  PCF8574P  XD8574AP  XD8574P  XD8255-2  XD82C55-5  XD71055  EM4095HMSO16B  KTS1620EWA-TR  MAX7329AWE+T  MAX7311AWG+  MCP25025-ISL  MCP25020-I/SL  MAX7329AWE+  MAX7328AWE+  MAX7314ATG+T  PI4IOE5V9555ZDEX  MAX7300ATL+  MAX7300ATL+T  MAX7310ATE+T  MAX7323AEE+  MCP23009T-E/SS  MCP23009-E/SS  MAX7313ATG+T  MAX7325ATG+T  MAX7310AEE+T  MAX7321AEE+T  MAX7319AEE+T  MCP23016-I/SO