

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FAN53600 / FAN53610 3 MHz, 600 mA / 1A Synchronous Buck Regulator

## Features

- 600 mA or 1 A Output Current Capability
- $26 \mu \mathrm{~A}$ Typical Quiescent Current
- 3 MHz Fixed-Frequency Operation
- Best-in-Class Load Transient Response
- Best-in-Class Efficiency
- 2.3 V to 5.5 V Input Voltage Range
- Low Ripple Light-Load PFM Mode
- Forced PWM and External Clock Synchronization
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- Optional Output Discharge
- 6-Bump WLCSP, 0.4 mm Pitch


## Applications

- $3 \mathrm{G}, 4 \mathrm{G}, \mathrm{WiFi}^{\circledR}$, $\mathrm{WiMAX}{ }^{\text {TM }}$, and $\mathrm{WiBro}^{\circledR}$ Data Cards
- Tablets
- DSC, DVC
- Netbooks ${ }^{\circledR}$, Ultra-Mobile PCs

All trademarks are the property of their respective owners.

## Description

The FAN53600/10 is a 3 MHz step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V . Using a proprietary architecture with synchronous rectification, the FAN53600/10 is capable of delivering a peak efficiency of $97 \%$.

The regulator operates at a nominal fixed frequency of 3 MHz , which reduces the value of the external components to as low as $1 \mu \mathrm{H}$ for the output inductor and $10 \mu \mathrm{~F}$ for the output capacitor. In addition, the Pulse-Width Modulation (PWM) modulator can be synchronized to an external frequency source.

At moderate and light-loads, Pulse Frequency Modulation (PFM) is used to operate the device in Power-Save Mode with a typical quiescent current of $26 \mu \mathrm{~A}$. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 3 MHz . In Shutdown Mode, the supply current drops below $1 \mu \mathrm{~A}$, reducing power consumption. For applications that require minimum ripple or fixed frequency, PFM Mode can be disabled using the MODE pin.

The FAN53600/10 is available in 6-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).


Figure 1. Typical Application

## Ordering Information

| Part Number | Output <br> Voltage $^{(1)}$ | Max. Output <br> Current | Active <br> Discharge ${ }^{(2)}$ | Package | Temperature <br> Range | Packing |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| FAN53600AUC28X | 2.8 V | 600 mA | Yes |  |  |  |
| FAN53610AUC29X | 2.9 V | 1 A | Yes | WLCSP-6, | -40 to $+85^{\circ} \mathrm{C}$ | Tape and <br> Reel |
| FAN53610AUC30X | 3.0 V | 1 A | Yes |  |  |  |
| FAN53600AUC33X | 3.3 V | 600 mA | Yes |  |  |  |
| FAN53610AUC33X | 3.3 V | 1 A | Yes |  |  |  |

## Notes:

1. Other voltage options available on request. Contact a Fairchild representative.
2. All voltage and output current options are available with or without active discharge. Contact a Fairchild representative.

Pin Configurations


Figure 2. Bumps Facing Down


Figure 3. Bumps Facing Up

Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| A1 | MODE | MODE. Logic 1 on this pin forces the IC to stay in PWM Mode. Logic 0 allows the IC to automatically <br> swwitch to PFM Mode during light loads. The regulator also synchronizes its switching frequency to <br> two times the frequency provided on this pin. Do not leave this pin floating. |
| B1 | SW | Switching Node. Connect to output inductor. |
| C1 | FB | Feedback. Connect to output voltage. |
| C2 | GND | Ground. Power and IC ground. All signals are referenced to this pin. |
| B2 | EN | Enable. The device is in Shutdown Mode when voltage to this pin is $<0.4 \mathrm{~V}$ and enabled when <br> $>1.2 \mathrm{~V}$. Do not leave this pin floating. |
| A2 | VIN | Input Voltage. Connect to input power source. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol |  | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | -0.3 | 7.0 | V |
| $\mathrm{V}_{\text {SW }}$ | Voltage on SW Pin |  | -0.3 | $\mathrm{V}_{\text {IN }}+0.3^{(3)}$ | V |
| $\mathrm{V}_{\text {ctri }}$ | EN and MODE Pin Voltage |  | -0.3 | $\mathrm{V}_{\mathrm{IN}}+0.3^{(3)}$ | V |
|  | Other Pins |  | -0.3 | $\mathrm{V}_{\text {IN }}+0.3^{(3)}$ | V |
| ESD | Electrostatic Discharge Protection Level | Human Body Model per JESD22-A114 | 2.0 |  | kV |
|  |  | Charged Device Model per JESD22-C101 | 1.5 |  |  |
| $\mathrm{T}_{J}$ | Junction Temperature |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Soldering Temperature, 10 Seconds |  |  | +260 | ${ }^{\circ} \mathrm{C}$ |

## Note:

3. Lesser of 7 V or $\mathrm{V}_{\mathrm{IN}}+0.3 \mathrm{~V}$.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter |  | Min. | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Range | 2.3 |  | 5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | Output Current | FAN53600 | 0 |  | 600 |
|  | FAN53610 | 0 |  | 1 | mA |
| L | Inductor |  | 1 |  | $\mu \mathrm{H}$ |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitor |  | 2.2 |  | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {out }}$ | Output Capacitor |  | 10 |  | $\mu \mathrm{~F}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating Junction Temperature | -40 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2 s 2 p boards (no vias) in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $\mathrm{T}_{\mathrm{J}(\text { max })}$ at a given ambient temperature $\mathrm{T}_{\mathrm{A}}$.

| Symbol | Parameter | Typical | Unit |
| :---: | :---: | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance | 125 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics ${ }^{(5)}$

Minimum and maximum values are at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {MODE }}=0 \mathrm{~V}$ (AUTO Mode), and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; circuit of Figure 1, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |  |  |  |
| $\mathrm{l}_{\mathrm{Q}}$ | Quiescent Current | No Load, Not Switching |  | 26 |  | $\mu \mathrm{A}$ |
|  |  | PWM Mode |  | 3 |  | mA |
| $\mathrm{I}_{(\mathrm{SD})}$ | Shutdown Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{EN}=\mathrm{GND}$ |  | 0.25 | 1.00 | $\mu \mathrm{A}$ |
| Vuvio | Under-Voltage Lockout Threshold | Rising $\mathrm{V}_{\mathrm{IN}}$ |  | 2.15 | 2.27 | V |
| V UVHYSt | Under-Voltage Lockout Hysteresis |  |  | 200 |  | mV |
| Logic Inputs: EN and MODE Pins |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Enable HIGH-Level Input Voltage |  | 1.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Enable LOW-Level Input Voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\text {LHYSt }}$ | Logic Input Hysteresis Voltage |  |  | 100 |  | mV |
| 1 IN | Enable Input Leakage Current | Pin to $\mathrm{V}_{\text {IN }}$ or GND |  | 0.01 | 1.00 | $\mu \mathrm{A}$ |
| Switching and Synchronization |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{s} w}$ | Oscillator Frequency ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 2.7 | 3.0 | 3.3 | MHz |
| $\mathrm{f}_{\text {SYNC }}$ | MODE Synchronization Range ${ }^{(4)}$ | Square Wave at MODE Input | 1.3 | 1.5 | 1.7 | MHz |

## Regulation

| $\mathrm{V}_{0}$ | Output Voltage Accuracy | 2.800 V | $\mathrm{I}_{\text {LOAD }}=0$ to $600 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=3.8 \mathrm{~V}$ | 2.702 |  | 2.898 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{I}_{\text {LOAD }}=0$ to $600 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ | 2.702 |  | 2.898 |  |
|  |  | 2.900 V | $\mathrm{I}_{\text {LOAD }}=0$ to $1000 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=3.8 \mathrm{~V}$ | 2.797 |  | 3.003 |  |
|  |  |  | $\mathrm{I}_{\text {LOAD }}=0$ to $1000 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ | 2.790 |  | 3.010 |  |
|  |  | 3.000 V | $\mathrm{I}_{\text {LOAD }}=0$ to $1000 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=3.8 \mathrm{~V}$ | 2.891 |  | 3.110 |  |
|  |  | 3.000 V | $\mathrm{I}_{\text {LOAD }}=0$ to $1000 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ | 2.891 |  | 3.110 |  |
|  |  | 3.300 V | $\mathrm{I}_{\text {LOAD }}=0$ to $1000 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=3.8 \mathrm{~V}$ | 3.171 |  | 3.430 |  |
|  |  | 3.300 V | $\mathrm{I}_{\text {LOAD }}=0$ to $1000 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ | 3.192 |  | 3.409 |  |
| $\mathrm{t}_{\text {ss }}$ | Soft-Start |  | $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, ILOAD $=10 \mathrm{~mA}$, From EN Rising Edge |  | 180 | 300 | $\mu \mathrm{s}$ |

## Output Driver

| $\mathrm{R}_{\mathrm{DS}(\text { on) }}$ | PMOS On Resistance | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GS }}=3.6 \mathrm{~V}$ |  |  | 175 |  | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NMOS On Resistance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ |  |  | 165 |  | $\mathrm{m} \Omega$ |
| ILIM(OL) | PMOS Peak Current Limit | FAN53600 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 900 | 1100 | 1250 | mA |
|  |  | FAN53610 |  | 1500 | 1750 | 2000 | mA |
| $\mathrm{R}_{\text {DIS }}$ | Output Discharge Resistance | EN = GND |  |  | 230 |  | $\Omega$ |
| T TSD | Thermal Shutdown | CCM Only |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| THYS | Thermal Shutdown Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## Notes:

4. Close-Loop Switching frequency may be limited by the effect of toff minimum (see Operation Description section).
5. The Electrical Characteristics table reflects open-loop data. Refer to Operation Description and Typical Characteristics Sections for closed loop data

## Typical Performance Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MODE}}=0 \mathrm{~V}$ (AUTO Mode), and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 4. Efficiency vs. Load Current and Input Voltage, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, Dotted for Decreasing Load


Figure 6. Efficiency vs. Load Current and Input Voltage, Vout=2.9 V, Dotted for Decreasing Load


Figure 5. Efficiency vs. Load Current and Temperature $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, Dotted for FPWM


Figure 7. Efficiency vs. Load Current and Temperature, $\mathrm{V}_{\text {out }}=2.9 \mathrm{~V}$, Dotted for FPWM

## Typical Performance Characteristics (Continued)

Unless otherwise noted, $\mathrm{V}_{\mathbb{I}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MODE}}=0 \mathrm{~V}$ (AUTO Mode), and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 8. $\Delta \mathrm{V}_{\text {Out }}$ (\%) vs. Load Current and Input Voltage, $\mathrm{V}_{\text {out }}=2.9 \mathrm{~V}$, Normalized to $3.6 \mathrm{~V}_{\text {IN }}, 500 \mathrm{~mA}$ Load, FPWM, Dotted for Auto Mode


Figure 10. PFM / PWM / 100\% Duty Cycle Boundary vs. Input Voltage, $\mathrm{V}_{\text {оut }}=2.9 \mathrm{~V}$


Figure 12. Quiescent Current vs. Input Voltage and Temperature, $\mathrm{V}_{\text {out }}=2.9 \mathrm{~V}$, EN=$=\mathrm{V}_{\text {IN }}$ Solid, Dotted for $\mathrm{EN}=1.8 \mathrm{~V}$


Figure 9. $\Delta V_{\text {out }}(\%)$ vs. Load Current and Input Voltage, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, Normalized to $3.6 \mathrm{~V}_{\text {IN }}, 500 \mathrm{~mA}$ Load, FPWM, Dotted for Auto Mode


Figure 11. PFM / PWM /100\% Duty Cycle Boundary vs. Input Voltage, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$


Figure 13. Quiescent Current vs. Input Voltage and Temperature, $\mathrm{V}_{\text {out }}=2.9 \mathrm{~V}$, Mode=EN=$=\mathrm{V}_{\text {IN }}$ (FPWM)

## Typical Performance Characteristics (Continued)

Unless otherwise noted, $\mathrm{V}_{\mathbb{I}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MODE}}=0 \mathrm{~V}$ (AUTO Mode), and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 14. Output Ripple vs. Load Current and Input Voltage, Vout=2.9 V, FPWM, Dotted for Auto Mode


Figure 16. Frequency vs. Load Current and Input Voltage, $V_{\text {out }}=2.9$ V, Auto Mode, Dotted for FPWM


Figure 18. Load Transient, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, 10-200-10 mA, 100 ns Edge


Figure 15. Output Ripple vs. Load Current and Input Voltage, Vout=3.3 V, FPWM, Dotted for Auto Mode


Figure 17. Frequency vs. Load Current and Input Voltage, $V_{\text {out }}=3.3$ V, Auto Mode, Dotted for FPWM


Figure 19. Load Transient, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=3.3 \mathrm{~V}$, 200-800-200 mA, 100 ns Edge

## Typical Performance Characteristics (Continued)

Unless otherwise noted, $\mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MODE}}=0 \mathrm{~V}$ (AUTO Mode), and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 20. Load Transient, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=2.9 \mathrm{~V}$, 10-200-10 mA, 100 ns Edge


Figure 22. Line Transient, 3.3-3.9-3.3 $\mathrm{V}_{\mathrm{IN}}, 10 \mu \mathrm{~s}$ Edge, Vout=2.9 V, 58 mA Load


Figure 24. Combined Line / Load Transient, $\mathrm{V}_{\text {оut }}=2.9 \mathrm{~V}, 3.9-3.3-3.9 \mathrm{~V}$ in, $10 \mu \mathrm{~s}$ Edge, 58-500-58 mA Load, 100 ns Edge


Figure 21. Load Transient, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=2.9 \mathrm{~V}$, 200-800-200 mA, 100 ns Edge


Figure 23. Line Transient, 3.3-3.9-3.3 $\mathrm{V}_{\mathrm{IN}}, 10 \mu \mathrm{~s}$ Edge, $V_{\text {out }}=2.9 \mathrm{~V}, 600 \mathrm{~mA}$ Load


Figure 25. Startup, $\mathrm{V}_{\text {out }}=2.9 \mathrm{~V}, 50 \Omega$ Load

## Typical Performance Characteristics (Continued)

Unless otherwise noted, $\mathrm{V}_{\mathbb{I}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MODE}}=0 \mathrm{~V}$ (AUTO Mode), and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 26. Startup, $\mathrm{V}_{\text {out }}=2.9 \mathrm{~V}, 4.7 \Omega$ Load

## Operation Description

The FAN53600/10 is a 3 MHz , step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V . Using a proprietary architecture with synchronous rectification, the FAN53600/10 is capable of delivering a peak efficiency of $97 \%$.

The regulator operates at a nominal fixed frequency of 3 MHz , which reduces the value of the external components to as low as $1 \mu \mathrm{H}$ for the output inductor and $10 \mu \mathrm{~F}$ for the output capacitor. In addition, the PWM modulator can be synchronized to an external frequency source.

## Control Scheme

The FAN53600/10 uses a proprietary, non-linear, fixedfrequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53600/10 operates in Discontinuous Conduction Mode (DCM), single-pulse, PFM Mode; which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, allowing for a smooth transition between DCM and CCM modes.

Combined with exceptional transient response characteristics, the very low quiescent current of the controller $(26 \mu \mathrm{~A})$ maintains high efficiency at very light loads, while preserving fast transient response for applications requiring tight output regulation.

## 100\% Duty Cycle Operation

When $\mathrm{V}_{\mathrm{IN}}$ approaches $\mathrm{V}_{\text {Out }}$, the regulator increases its duty cycle until $100 \%$ duty cycle is reached. As the duty cycle approaches $100 \%$, the switching frequency declines due to the minimum off-time (toff(MIN)) of about 40 ns imposed by the control circuit. When $100 \%$ duty cycle is reached, Vout follows $\mathrm{V}_{\text {IN }}$ with a drop-out voltage ( $\mathrm{V}_{\text {DROPOUT }}$ ) determined by the total resistance between $\mathrm{V}_{\mathbb{1}}$ and $\mathrm{V}_{\text {out }}$ as calculated by:

$$
\begin{equation*}
\mathrm{V}_{\text {DROPOUT }}=\mathrm{I}_{\mathrm{LOAD}} \bullet\left(\mathrm{PMOS}_{\mathrm{DS}(\mathrm{ON})}+\mathrm{DCR}_{\mathrm{L}}\right) \tag{1}
\end{equation*}
$$

## Enable and Soft-Start

When EN is LOW, all circuits are off and the IC draws $\sim 250 \mathrm{nA}$ of current. When EN is HIGH and $\mathrm{V}_{\text {IN }}$ is above its UVLO threshold, the regulator begins a soft-start cycle. The output ramp during soft-start is a fixed slew rate of $50 \mathrm{mV} / \mu \mathrm{s}$ from $\mathrm{V}_{\text {OUt }}=0$ to 1 V , then $12.5 \mathrm{mV} / \mu \mathrm{s}$ until the output reaches its setpoint. Regardless of the state of the MODE pin, PFM Mode is enabled to prevent current from being discharged from Cout if soft-start begins when Cout is charged.

All voltage options can be ordered with a feature that actively discharges FB to ground through a $230 \Omega$ path when EN is LOW. Raising EN above its threshold voltage activates the part and starts the soft-start cycle. During soft-start, the internal reference is ramped using an exponential RC shape to prevent overshoot of the output voltage. Current limiting minimizes inrush during soft-start.
The IC may fail to start if heavy load is applied during startup and/or if excessive Cout is used. This is due to the currentlimit fault response, which protects the IC in the event of an over-current condition present during soft-start.

The current required to charge Cout during soft-start, commonly referred to as "displacement current," is given as:

$$
\begin{equation*}
I_{D I S P}=C_{O U T} \bullet \frac{d V}{d t} \tag{2}
\end{equation*}
$$

where the $\frac{d V}{d t}$ term refers to the soft-start slew rate above.
To prevent shutdown during soft-start, the following condition must be met:

$$
\begin{equation*}
I_{D I S P}+I_{\text {LOAD }}<I_{\text {MAXX(DC) }} \tag{3}
\end{equation*}
$$

where $\mathrm{I}_{\mathrm{MAX}(\mathrm{DC})}$ is the maximum load current the IC is guaranteed to support.

## Startup into Large Cout

Multiple soft-start cycles are required for no-load startup if $C_{\text {out }}$ is greater than $15 \mu \mathrm{~F}$. Large $\mathrm{C}_{\text {out }}$ requires light initial load to ensure the FAN53600/10 starts appropriately. The IC shuts down for 1.3 ms when $\mathrm{I}_{\text {DISP }}$ exceeds $\mathrm{l}_{\text {LImit }}$ for more than $200 \mu$ s of current limit. The IC then begins a new softstart cycle. Since Cout retains its charge when the IC is off, the IC reaches regulation after multiple soft-start attempts.

## MODE Pin

Logic 1 on this pin forces the IC to stay in PWM Mode. Logic 0 allows the IC to automatically switch to PFM during light loads. If the MODE pin is toggled, with a frequency between 1.3 MHz and 1.7 MHz , the converter synchronizes its switching frequency to two times the frequency on the MODE pin.
The MODE pin is internally buffered with a Schmitt trigger, which allows the MODE pin to be driven with slow rise and fall times. An asymmetric duty cycle for frequency synchronization is also permitted as long as the minimum time below $\mathrm{V}_{\mathrm{IL}(\operatorname{MAX})}$ or above $\mathrm{V}_{\mathrm{IH}(\operatorname{MAX})}$ is 100 ns .

## Current Limit, Fault Shutdown, and Restart

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. The regulator continues to limit the current cycle by cycle. After 16 cycles of current limit, the regulator triggers an over-current fault, causing the regulator to shut down for about 1.3 ms before attempting a restart.

If the fault was caused by short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about $200 \mu \mathrm{~s}$.

The closed-loop peak-current limit, $\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}$, is not the same as the open-loop tested current limit, lim(ol), in the Electrical Characteristics table. This is primarily due to the effect of propagation delays of the IC current-limit comparator.

## Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

## Thermal Shutdown (TSD)

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the output switching is disabled until the temperature on the die has fallen sufficiently. The junction temperature at which the thermal shutdown activates is nominally $150^{\circ} \mathrm{C}$ with a $15^{\circ} \mathrm{C}$ hysteresis.

Minimum Off-Time and Switching Frequency
toff(MIN) is 40 ns . This imposes constraints on the maximum $\frac{V_{O U T}}{V_{\text {IN }}}$ that the FAN53600/10 can provide, or the maximum output voltage it can provide at low $\mathrm{V}_{\mathbb{I N}}$ while maintaining a fixed switching frequency in PWM Mode.

When $\mathrm{V}_{\mathbb{I N}}$ is LOW, fixed switching frequency is maintained as long as: O
$\frac{V_{\text {OUT }}}{V_{I N}} \leq 1-t_{\text {OFF (MIN })} \bullet f_{S W} \approx 0.88$
The switching frequency drops when the regulator cannot provide sufficient duty cycle at 3 MHz to maintain regulation. This occurs when $\mathrm{V}_{\text {out }}>0.85 \mathrm{~V}_{\text {IN }}$ at high load currents. The calculation for switching frequency is given by:

$$
\begin{equation*}
f_{S W}=\min \left(\frac{1}{t_{S W(M A X)}}, 3 M H z\right) \tag{4}
\end{equation*}
$$

where:

$$
\begin{equation*}
t_{S W(M A X)}=40 n s \bullet\left(1+\frac{V_{\text {OUT }}+I_{\text {OUT }} \bullet R_{\text {OFF }}}{V_{\text {IN }}-I_{\text {OUT }} \bullet R_{\text {ON }}-V_{\text {OUT }}}\right) \tag{5}
\end{equation*}
$$

where:

$$
\begin{aligned}
& R_{\text {OFF }}=R_{D S O N_{-} N}+D C R_{L} \\
& R_{O N}=R_{D S O N_{-} P}+D C R_{L} .
\end{aligned}
$$

## Applications Information

## Selecting the Inductor

The output inductor must meet both the required inductance and the energy handling capability of the application. The inductor value affects average current limit, the PWM-toPFM transition point, output voltage ripple, and efficiency.
The ripple current $(\Delta I)$ of the regulator is:

$$
\begin{equation*}
\Delta I \approx \frac{V_{O U T}}{V_{I N}} \cdot\left(\frac{V_{I N}-V_{O U T}}{L \bullet f_{S W}}\right) \tag{6}
\end{equation*}
$$

The maximum average load current, $I_{\operatorname{MAX}(\text { LOAD }), ~ i s ~ r e l a t e d ~ t o ~}$ the peak current limit, ILIM(PK), by the ripple current, given by:

$$
\begin{equation*}
I_{M A X(L O A D)}=I_{L M(P K)}-\frac{\Delta I}{2} \tag{7}
\end{equation*}
$$

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero, $I_{\text {Dсм }}$, is:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{DCM}}=\frac{\Delta \mathrm{I}}{2} \tag{8}
\end{equation*}
$$

The FAN53600/10 is optimized for operation with $L=1 \mu \mathrm{H}$, but is stable with inductances up to $2.2 \mu \mathrm{H}$ (nominal). The inductor should be rated to maintain at least $80 \%$ of its value at lıim(PK).
Efficiency is affected by inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases DCR; but since $\Delta 1$ increases, the RMS current increases, as do the core and skin effect losses:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{RMS}}=\sqrt{\mathrm{I}_{\mathrm{OUT}(\mathrm{DC})^{2}+\frac{\Delta \mathrm{I}^{2}}{12}}} \tag{9}
\end{equation*}
$$

The increased RMS current produces higher losses through the $R_{D S(O N)}$ of the IC MOSFETs, as well as the inductor DCR.
Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 1 shows the effects of inductance higher or lower than the recommended $1 \mu \mathrm{H}$ on regulator performance.

## Output Capacitor

Table 2 suggests 0603 capacitors which may improve performance in that the effective capacitance is higher. This improves transient response and output ripple.

Increasing Cout has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, $\Delta \mathrm{V}_{\text {OUT }}$, is:

$$
\begin{equation*}
\Delta V_{\text {OUT }}=\Delta L_{L}\left[\frac{\mathrm{f}_{\text {SW }} \cdot \mathrm{C}_{\text {OUT }} \cdot E \mathrm{ESR}^{2}}{2 \cdot \mathrm{D} \cdot(1-\mathrm{D})}+\frac{1}{8 \cdot \mathrm{f}_{\text {SW }} \cdot \mathrm{C}_{\mathrm{OUT}}}\right] \tag{10}
\end{equation*}
$$

## Input Capacitor

The $2.2 \mu \mathrm{~F}$ ceramic input capacitor should be placed as close as possible between the VIN pin and GND to minimize parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between $\mathrm{C}_{\mathbb{I}}$ and the power source lead to reduce ringing that can occur between the inductance of the power source leads and $\mathrm{C}_{\mathrm{IN}}$.

The effective capacitance value decreases as $\mathrm{V}_{\mathrm{IN}}$ increases due to DC bias effects.

Table 1. Effects of Changes in Inductor Value ( $1 \mu \mathrm{H}$ Recommended Value) on Regulator Performance

| Inductor Value | $\mathbf{I}_{\text {MAX(LOAD })}$ | $\Delta \mathbf{V}_{\text {OUT }}$ | Transient Response |
| :---: | :---: | :---: | :---: |
| Increase | Increase | Decrease | Degraded |
| Decrease | Decrease | Increase | Improved |

Table 2. Recommended Passive Components and Variation Due to DC Bias

| Component | Description | Vendor | Min. | Typ. | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L1 | $\begin{gathered} 1 \mu \mathrm{H}, 2012,190 \mathrm{~m} \Omega, \\ 0.8 \mathrm{~A} \end{gathered}$ | Murata LQM21PN1R0MC0 |  | $1 \mu \mathrm{H}$ | Not recommended for 1 A load |
|  | $\begin{gathered} 1 \mu \mathrm{H}, 1.4 \mathrm{~A}, 64 \mathrm{~m} \Omega, \\ 2016 \end{gathered}$ | Murata LQM2MPN1R0MGH |  | $1 \mu \mathrm{H}$ | Utilized to generate graphs, Figure 4 - Figure 26 |
| $\mathrm{C}_{\text {IN }}$ | $\begin{gathered} 2.2 \mu \mathrm{~F}, 6.3 \mathrm{~V}, \mathrm{X} 5 \mathrm{R}, \\ 0402 \end{gathered}$ | Murata or Equivalent GRM155R60J225ME15 GRM188R60J225KE19D | $1.0 \mu \mathrm{~F}$ | $2.2 \mu \mathrm{~F}$ | Decrease primarily due to DC bias ( $\mathrm{V}_{\mathrm{IN}}$ ) and elevated temperature |
| Cout | $10 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R} 0603$ | Murata or Equivalent GRM188R60J106ME47D | $4.5 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ | Decrease primarily due to DC bias ( $\mathrm{V}_{\text {Out }}$ and elevated temperature. Output capacitor for $\mathrm{V}_{\text {OUT }} \geq 2.7 \mathrm{~V}$ |

## PCB Layout Guidelines

There are only three external components: the inductor and the input and output capacitors. For any buck switcher IC, including the FAN53600/10, it is important to place a low-ESR input capacitor very close to the IC, as shown in Figure 27. The input capacitor ensures good input decoupling, which helps reduce noise at the output terminals and ensures that the control sections of the IC do not behave erratically due to
excessive noise. This reduces switching cycle jitter and ensures good overall performance. It is important to place the common GND of $\mathrm{C}_{\mathrm{IN}}$ and Cout as close as possible to the C 2 terminal. There is some flexibility in moving the inductor further away from the IC; in that case, $\mathrm{V}_{\text {Out }}$ should be considered at the Cout terminal.


Figure 27. PCB Layout Guidance

The following information applies to the WL-CSP package dimensions on the next page:
Product-Specific Dimensions

| $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| $1.160 \pm 0.030$ | $0.860 \pm 0.030$ | 0.230 | 0.180 |



SIDE VIEWS


BOTTOM VIEW


## RECOMMENDED LAND PATTERN

(NSMD PAD TYPE)


NOTES:
A. NO JEDEC REGISTRATION APPLIES.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASMEY14.5M, 2009.
D. DATUM C, THE SEATING PLANE IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
E. PACKAGE TYPICAL HEIGHT IS 586 MICRONS $\pm 39$ MICRONS (547-625 MICRONS).
F. FOR DIMENSIONS D, E, X, AND Y, SEE PRODUCT DATASHEET.
G. DRAWING FILENAME: MKT-UC006ACrev6.



#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614 MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF LTM4668AIY\#PBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 MP8757GL-P MP9943AGQ-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MCP1603-330IMC MCP1642B-18IMC MCP1642D-ADJIMC


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

