ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]

Is Now Part of

## ON Semiconductor ${ }^{\circledR}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^1]
## FAN5365

## 1A / 0.8A, 6MHz Digitally Programmable Regulator

## Features

- High Efficiency (>88\%) at 6 MHz
- 800mA or 1A Output Current
- Regulation Maintained with $\mathrm{V}_{\mathrm{IN}}$ from 2.3 V to 5.5 V
- 6-Bit Vout Programmable from 0.75 to 1.975 V
- 6MHz Fixed-Frequency Operation (PWM Mode)
- Excellent Load and Line Transient Response
- Small Size, 470nH Inductor Solution
- $\pm 2 \%$ DC Voltage Accuracy in PWM Mode
- 25ns Minimum On-Time
- High-Efficiency, Low-Ripple, Light-Load PFM
- Smooth Transition between PWM and PFM
- $40 \mu \mathrm{~A}$ Operating PFM Quiescent Current
- $I^{2} C^{\text {TM }}$-Compatible Interface up to 3.4 Mbps
- Pin-Selectable or $I^{2} C^{T M}$ Programmable Output Voltage
- 9-Bump, $1.27 \times 1.29 \mathrm{~mm}, 0.4 \mathrm{~mm}$ Pitch WLCSP Package


## Applications

- 3G, WiFi ${ }^{\circledR}$, WiMAX ${ }^{\text {TM }}$, and $\mathrm{WiBro}^{\circledR}$ Data Cards
- Netbooks ${ }^{\circledR}$, Ultra-Mobile PCs
- SmartReflex ${ }^{\text {TM }}$-Compliant Power Supply
- Split Supply DSPs and $\mu$ P Solutions OMAPTM, XSCALE ${ }^{\text {TM }}$
- Handset Graphic Processors (NVIDIA ${ }^{\circledR}$ ATI)


## Description

The FAN5365 is a high-frequency, ultra-fast transient response, synchronous step-down, DC-DC converter optimized for low-power applications using small, low-cost inductors and capacitors. The FAN5365 supports up to 800 mA or 1 A load current.

The FAN5365 is ideal for mobile phones and similar portable applications powered by a single-cell Lithium-Ion battery. With an output voltage range adjustable via $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ interface from 0.75 V to 1.975 V , it supports low-voltage DSPs and processors, core power supplies, and memory modules in smart phones, data cards, and hand-held computers.

The FAN5365 operates at 6 MHz (nominal) fixed switching frequency in PWM mode.

During light-load conditions, the regulator includes a PFM mode to enhance light-load efficiency. The regulator transitions smoothly between PWM and PFM modes with no glitches on Vout. In hardware shutdown, the current consumption is reduced to less than 200nA.
The serial interface is compatible with fast / standard mode, fast mode plus, and high-speed mode $I^{2} \mathrm{C}$ specifications, allowing transfers up to 3.4 Mbps . This interface is used for dynamic voltage scaling with 12.5 mV voltage steps, for reprogramming the mode of operation (PFM or forced PWM), or to disable/enable the output voltage.
The chip's advanced protection features include short-circuit protection and current and temperature limits. During a sustained over-current event, the IC shuts down and restarts after a delay to reduce average power dissipation into a fault.
During startup, the IC controls the output slew rate to minimize input current and output overshoot at the end of soft-start. The IC maintains a consistent soft-start ramp, regardless of output load during startup.
The FAN5365 is available in a $1.27 \times 1.29 \mathrm{~mm}$, 9-bump WLCSP package.

Ordering Information

| Part Number ${ }^{(1)}$ | Option | Slave Address LSB |  |  | Output <br> Current <br> mA | $\mathrm{V}_{\text {OUt }}$ Programming |  | Power-up Defaults |  | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A2 | A1 | A0 |  | Min. | Max. | VSELO | VSEL1 |  |
| FAN5365UC00X | 00 | 0 | 1 | 0 | 800 | 0.7500 | $1.4375^{(3)}$ | 1.05 | 1.20 | WLCSP-09 |
| FAN5365UC02X | 02 | 1 | 1 | 0 | 800 | 0.7500 | $1.4375^{(3)}$ | 0.95 | 1.10 | WLCSP-09 |
| FAN5365UC03X ${ }^{(2)}$ | 03 | 0 | 0 | 0 | 1000 | 0.7500 | 1.5375 | 1.00 | 1.20 | WLCSP-09 |
| FAN5355UC06X ${ }^{(2)}$ | 06 | 0 | 0 | 0 | 1000 | 1.1875 | 1.9750 | 1.80 | 1.80 | WLCSP-09 |

## Notes:

1. The " $X$ " designator on the part number indicates tape and reel packaging.
2. Preliminary; not full production release at this time. Contact a Fairchild representative for information.
3. $\mathrm{V}_{\text {OUT }}$ is limited to the maximum voltage for all VSEL codes greater than the maximum $\mathrm{V}_{\text {OUT }}$ listed.

## Typical Application



Figure 1. Typical Application

Table 1. Recommended External Components

| Component | Description | Vendor | Parameter | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L (Lout) | 470nH Nominal | Murata, TDK, FDK | $L^{(4)}$ | 390 | 470 | 600 | nH |
|  |  |  | DCR (Series R) |  | 80 |  | $\mathrm{m} \Omega$ |
| Cout ${ }^{(5)}$ | 0603 (1.6x0.8x0.8), 10 1 F X5R | Various | $C^{(6)}$ | 2.2 | 10.0 | 15.0 | $\mu \mathrm{F}$ |
| $\mathrm{C}_{\text {IN }}$ | 0402 (1x0.5x0.25), 4.7 $\mu \mathrm{F}$ X 5 R | Taiyo-Yuden |  | 1.6 | 4.7 |  | $\mu \mathrm{F}$ |

## Notes

4. Minimum $L$ incorporates tolerance, temperature, and partial saturation effects ( $L$ decreases when increasing current).
5. A capacitor similar to $\mathrm{C}_{\mathrm{IN}}$ can be used for $\mathrm{C}_{\text {out }}$. With 1.4 V of bias, a $4.7 \mu \mathrm{~F} 0402$ capacitor minimum value is $2.5 \mu \mathrm{~F}$. The regulator is stable, but transient response degraded due to large signal effects.
6. Minimum C is a function of initial tolerance, maximum temperature, and the effective capacitance being reduced due to frequency, dielectric, and voltage bias effects. $\mathrm{C}_{\mathrm{IN}}$ is biased with a higher voltage which reduces its effective capacitance by a larger amount.

## Pin Configuration



Bumps Facing Down


Bumps Facing Up

Figure 2. WLCSP-09, 0.4mm Pitch

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :---: |
| A1 | VSEL | Voltage Select. When HIGH, Vout is set by VSEL1. When LOW, Vout is set by VSELO. This behavior can be overridden through $I^{2} \mathrm{C}$ register settings. This pin should not be left floating. |
| A2 | VIN | Input Voltage. Connect to input power source. The connection from this pin to $\mathrm{C}_{\mathrm{IN}}$ should be as short as possible. |
| A3 | SDA | SDA. ${ }^{2} \mathrm{C}$ interface serial data. This pin should not be left floating. |
| B1 | SW | Switching Node. Connect to output inductor. |
| B2 | SCL | SCL. $1^{2} \mathrm{C}$ interface serial clock. This pin should not be leff floating. |
| B3 | EN | Enabie. When this pin is HIGH, the circuit is enabled. When LOW, part enters shutdown mode and input current is minimized. This pin should not be left floating. |
| C1 | VOUT | Output Voltage Monitor. Tie this pin to the output voltage at $\mathrm{C}_{\text {out. }}$. This is a signal input pin to the control circuit and does not carry DC current. |
| C2 | PGND | Power GND. Power return for gate drive and power transistors. Connect to AGND on PCB. The connection from this pin to the botiom of $\mathrm{C}_{\mathbb{I N}}$ should be as short as possible. |
| C3 | AGND | Analog GND. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin. AGND should be connected to PGND at a single point. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | VIN, SW Pins |  | -0.3 | 6.5 | V |
|  | Vout |  | -0.3 | 2.5 |  |
|  | Other Pins |  | -0.3 | $\mathrm{V}_{\text {IN }}+0.3^{(7)}$ |  |
| ESD | Electrostatic Discharge Protection | Human Body Model, JESD22-A114 | 3 |  | KV |
|  |  | Charged Device Model, JESD22-C101 |  | 1 |  |
| $\mathrm{T}_{J}$ | Junction Temperature |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Soldering Temperature, 10 Seconds |  |  | +260 | ${ }^{\circ} \mathrm{C}$ |

## Note:

7. Lesser of 6.5 V or $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min. | Max. | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Supply Voltage | 2.3 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{CCIO}}$ | SDA and SCL Voltage Swing ${ }^{(8)}$ | 1.2 | 2.0 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Note:

8. The $I^{2} C$ interface operates with $t_{H D ; D A T}=0$ as long as the pull-up voltage for SDA and SCL is less than 2.5 V . If voltage swings greater than 2.5 V are required (for example, if the $I^{2} \mathrm{C}$ bus is pulled up to $\mathrm{V}_{\mathrm{IN}}$ ), the minimum $t_{H D ; D A T}$ must be increased to 80 ns . Most $I^{2} \mathrm{C}$ masters change SDA near the midpoint between the falling and rising edges of SCL, which provides ample thd;DAT.

## Dissipation Ratings ${ }^{(9)}$

| Package | $\mathbf{R}_{\boldsymbol{\theta J A}}{ }^{(10)}$ | Power Rating <br> at $\mathbf{T}_{\mathbf{A}} \leq \mathbf{2 5}{ }^{\circ} \mathbf{C}$ | Derating Factor <br> $>\mathbf{T}_{\mathbf{A}}=\mathbf{2 5} \mathbf{C}$ |
| :---: | :---: | :---: | :---: |
| Wafer-Level Chip-Scale Package (WLCSP) | $110^{\circ} \mathrm{C} / \mathrm{W}$ | 900 mW | $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## Notes:

9. Maximum power dissipation is a function of $T_{J(\max )}, \theta_{\mathrm{JA}}$, and $\mathrm{T}_{\mathrm{A}}$. The maximum allowable power dissipation at any allowable ambient temperature is $P_{D}=\left[T_{J(\max )}-T_{A}\right] / \theta_{J A}$.
10. This thermal data is measured with a high-K board (four-layer board, according to the JESD51-7 JEDEC standard).

## Electrical Specifications

Unless otherwise noted, over the recommended operating range for $\mathrm{V}_{\mathbb{I}}$ and $\mathrm{T}_{\mathrm{A}}, \mathrm{EN}=\mathrm{VSEL}=\mathrm{SCL}=\mathrm{SDA}=1.8 \mathrm{~V}$, and register VSELO[6] bit $=1$. Typical values are at $\mathrm{V}_{\mathbb{I N}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Circuit and components according to Figure 1.


Continued on the following page...

## Electrical Specifications (Continued)

Unless otherwise noted, over the recommended operating range for $\mathrm{V}_{\mathbb{I N}}$ and $\mathrm{T}_{\mathrm{A}}, \mathrm{EN}=\mathrm{VSEL}=\mathrm{SCL}=\mathrm{SDA}=1.8 \mathrm{~V}$, and register VSELO[6] bit $=1$. Typical values are at $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Circuit and components according to Figure 1.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC |  |  |  |  |  |  |
|  | Resolution |  |  | 6 |  | Bits |
|  | Differential Nonlinearity | Monotonicity Assured by Design |  |  | 0.8 | LSB |
| Timing |  |  |  |  |  |  |
| $1^{2} \mathrm{C}_{\text {EN }}$ | EN HIGH to $\mathrm{I}^{2} \mathrm{C}$ Start |  | 250 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{V}(\mathrm{L}-\mathrm{H})}$ | Vout LOW to HIGH Settling | Transition from 0.75 V to 1.438 $\mathrm{V}_{\text {Out }}$ Settled to within $2 \%$ of Setpoint |  | 7 |  | $\mu \mathrm{S}$ |
| Soft-Start |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ss }}$ | Regulator Enable to Regulated $\mathrm{V}_{\text {Out }}$ | $\mathrm{R}_{\text {LOAD }} \geq 5 \Omega$, to $\mathrm{V}_{\text {OUT }}=$ Power-up Default | C | 140 | 180 | $\mu \mathrm{S}$ |

## Notes:

11. Limited by the effect of toff minimum (see Figure 14 in Typical Performance Characteristics).

## Block Diagram



Figure 3 Block Diagram

## $I^{2} \mathrm{C}$ Timing Specifications

Guaranteed by design.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{SCL}}$ | SCL Clock Frequency | Standard Mode |  |  | 100 | kHz |
|  |  | Fast Mode |  |  | 400 |  |
|  |  | Fast Mode Plus |  |  | 1000 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  |  | 3400 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  |  | 1700 |  |
| $\mathrm{t}_{\text {BuF }}$ | Bus-free Time between STOP and START Conditions | Standard Mode |  | 4.7 |  | $\mu \mathrm{S}$ |
|  |  | Fast Mode |  | 1.3 |  |  |
|  |  | Fast Mode Plus |  | 0.5 |  |  |
| thd; STA | START or Repeated START Hold Time | Standard Mode |  | 4 |  | $\mu \mathrm{S}$ |
|  |  | Fast Mode |  | 600 | + | ns |
|  |  | Fast Mode Plus |  | 260 |  | ns |
|  |  | High-Speed Mode |  | 160 |  | ns |
| tow | SCL LOW Period | Standard Mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 1.3 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode Plus |  | 0.5 |  | $\mu \mathrm{s}$ |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 160.0 |  | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{B} \leq 400 \mathrm{pF}$ |  | 320.0 |  | ns |
| $\mathrm{t}_{\mathrm{HIGH}}$ | SCL HIGH Period | Standard Mode |  | 4 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600 |  | ns |
|  |  | Fast Mode Plus |  | 260 |  | ns |
|  |  | High-Speed Mode $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 60 |  | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 120 |  | ns |
| $t_{\text {Su; }}$ STA | Repeated START Setup Time | Standard Mode |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | Fast Mode |  | 600.0 |  | ns |
|  |  | Fast Mode Plus |  | 260.0 |  | ns |
|  |  | High-Speed Mode |  | 160.0 |  | ns |
| $\mathrm{t}_{\text {Su; DAT }}$ | Data Setup Time | Standard Mode |  | 250 |  | ns |
|  |  | Fast Mode |  | 100 |  |  |
|  |  | Fast Mode Plus |  | 50 |  |  |
|  |  | High-Speed Mode |  | 10 |  |  |
| $\mathrm{t}_{\text {HD; DAT }}$ | Data Hold Time ${ }^{(8)}$ | Standard Mode | 0 |  | 3.45 | $\mu \mathrm{S}$ |
|  |  | Fast Mode | 0 |  | 900.00 | ns |
|  |  | Fast Mode Plus | 0 |  | 450.00 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ | 0 |  | 70.00 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ | 0 |  | 150.00 | ns |
| $t_{\text {RCL }}$ | SCL Rise Time | Standard Mode | $20+$ |  | 1000 | ns |
|  |  | Fast Mode | 20+ |  | 300 |  |
|  |  | Fast Mode Plus | 20+ |  | 120 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 80 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 160 |  |

Continued on the following page...

## $I^{2} \mathrm{C}$ Timing Specifications (Continued)

Guaranteed by design.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {frcL }}$ | SCL Fall Time | Standard Mode | 20+0 |  | 300 | ns |
|  |  | Fast Mode | 20+0 |  | 300 |  |
|  |  | Fast Mode Plus | 20+0 |  | 120 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 40 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 80 |  |
| $\mathrm{t}_{\text {RCL1 }}$ | Rise Time of SCL after a Repeated START Condition and after ACK Bit | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 80 | ns |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 160 |  |
| $\mathrm{t}_{\text {RDA }}$ | SDA Rise Time | Standard Mode | 20 |  | 1000 | ns |
|  |  | Fast Mode | 20+0 |  | 300 |  |
|  |  | Fast Mode Plus | 20+0 |  | 120 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 80 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 160 |  |
| $t_{\text {fDA }}$ | SDA Fall Time | Standard Mode | $20+$ | $\mathrm{C}_{\mathrm{B}}$ | 300 | ns |
|  |  | Fast Mode | 20 | $\mathrm{C}_{8}$ | 300 |  |
|  |  | Fast Mode Plus | $20+0$ | $\mathrm{C}_{\mathrm{B}}$ | 120 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 100 \mathrm{pF}$ |  | 10 | 80 |  |
|  |  | High-Speed Mode, $\mathrm{C}_{\mathrm{B}} \leq 400 \mathrm{pF}$ |  | 20 | 160 |  |
| $\mathrm{t}_{\text {Su; }}$ Sto | Stop Condition Setup Time | Standard Mode |  | 4 |  | $\mu \mathrm{S}$ |
|  |  | Fast Mode |  | 600 |  | ns |
|  |  | Fast Mode Plus |  | 120 |  | ns |
|  |  | High-Speed Mode |  | 160 |  | ns |
| $\mathrm{C}_{\mathrm{B}}$ | Capacitive Load for SDA and SCL | - - - |  |  | 400 | pF |



Figure 5. $I^{2} \mathrm{C}$ Interface Timing for High-Speed Mode

## Typical Characteristics

Unless otherwise specified, Auto $\mathrm{PWM} / \mathrm{PFM}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{SCL}=\mathrm{SCA}=\mathrm{VSEL}=\mathrm{EN}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 6. Efficiency vs. Load and Input Supply at $\mathrm{V}_{\text {out }}=1.1 \mathrm{~V}$


Figure 8. Efficiency, Auto PWM/PFM vs. Forced PWM at $\mathrm{V}_{\text {OUT }}=0.75 \mathrm{~V}$


Figure 7. Efficiency vs Load and Input Supply at $V_{\text {OUT }}=1.2 \mathrm{~V}$


Figure 9. Efficiency, Auto PWM/PFM vs. Forced PWM at $\mathrm{V}_{\text {OUT }}=1.4375 \mathrm{~V}$

## Typical Characteristics

Unless otherwise specified, Auto $\mathrm{PWM} / \mathrm{PFM}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{SCL}=\mathrm{SCA}=\mathrm{VSEL}=\mathrm{EN}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 10. Load Regulation, Auto PFM / PWM and Forced PWM at $\mathrm{V}_{\text {OUT }}=1.1 \mathrm{~V}$


Figure 12. Load Regulation, Auto PFM / PVVM and Forced PWM at $V_{\text {out }}=0.75 \mathrm{~V}$


Figure 14. Effect of toff(Min) on Reducing the PWM Switching Frequency, $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$


Figure 11. Load Regulation, Auto PFM / PWM and Forced PWMM at $V_{\text {out }}=1.2 \mathrm{~V}$


Figure 13. Load Regulation, Auto PFM / PWM and Forced PWM at $\mathrm{V}_{\text {out }}=1.4375 \mathrm{~V}$

## Typical Characteristics

Unless otherwise specified, Auto $\mathrm{PWM} / \mathrm{PFM}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{SCL}=\mathrm{SCA}=\mathrm{VSEL}=\mathrm{EN}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 15. Quiescent Current in PFM Mode vs. Input Voltage and Temperature


Figure 17. Shutdown Current (EN = 0) vs. Input Voltage and Temperature


Figure 16. Quiescent Current in PWM Mode vs. Input Voltage and Temperature


Figure 18. $\mathrm{V}_{\mathrm{IN}}$ Ripple Rejection (PSRR) in Forced PWM at 200 mA

## Typical Characteristics

Unless otherwise specified, Auto $\mathrm{PWM} / \mathrm{PFM}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{SCL}=\mathrm{SCA}=\mathrm{VSEL}=\mathrm{EN}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 19. Combined Line/Load Transient 3.0 to $3.6 \mathrm{~V}_{\text {IN }}$ Combined with 500 to $\mathbf{5 0 m A}$ Load Transient


Figure 21. Combined Line/Load Transient 3.0 to $3.6 \mathrm{~V}_{\mathrm{IN}}$ Combined with 800 to 200mA Load Transient


Figure 20. Combined Line/Load Transient 3.6 to $3.0 \mathrm{~V}_{\text {IN }}$ Combined with 50 to 500 mA Load Transient


Figure 22. Combined Line/Load Transient 3.6 to $3.0 \mathrm{~V}_{\mathrm{IN}}$ Combined with $\mathbf{2 0 0}$ to $\mathbf{8 0 0 m A}$ Load Transient

## Typical Characteristics

Unless otherwise specified, Auto $\mathrm{PWM} / \mathrm{PFM}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{SCL}=\mathrm{SCA}=\mathrm{VSEL}=\mathrm{EN}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 23. VSEL Transition, Single Step (DefSlew = 7), $R_{\text {LOAD }}=24 \Omega$


Figure 25. VSEL Transition, DefSlew $=0$, RLOAD $=24 \Omega$


Figure 24. VSEL Transition, Single Step (DefSlew = 7), $R_{\text {LOAD }}=4 \Omega$


Figure 26. VSEL Transition, DefSlew $=0$, R $_{\text {LOAD }}=4 \Omega$

## Typical Characteristics

Unless otherwise specified, Auto $\mathrm{PWM} / \mathrm{PFM}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{SCL}=\mathrm{SCA}=\mathrm{VSEL}=\mathrm{EN}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 27. VSEL Transition, VSEL 1 to $0, R_{\text {LOAD }}=24 \Omega$


Figure 29. Shutdown, Output Discharge On


Figure 28. VSEL Transition, VSEL 1 to 0, R LOAD $=4 \Omega$


Figure 30. Shutdown, Output Discharge Off

## Typical Characteristics

Unless otherwise specified, Auto $\mathrm{PWM} / \mathrm{PFM}, \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{SCL}=\mathrm{SCA}=\mathrm{VSEL}=\mathrm{EN}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; circuit and components according to Figure 1.


Figure 31. Metallic Short Applied at Vout


Figure 33. Soft Start, No Load


Figure 32. Over-Current Fault Response, R LOAD $=500 \mathrm{~m} \Omega$


Figure 34. Soft Start, $R_{\text {LOAD }}=1.5 \Omega$

## Circuit Description

The FAN5365 is a synchronous buck regulator that typically operates at 6 MHz with moderate to heavy load currents. At light load currents, the converter operates in power-saving PFM mode. The regulator automatically transitions between fixed-frequency PWM mode and variable-frequency PFM mode to maintain the highest possible efficiency over the full range of load current.

The FAN5365 uses a very fast, non-linear control architecture to achieve excellent transient response with minimum-sized external components.

The FAN5365 integrates an $\mathrm{I}^{2} \mathrm{C}$-compatible interface, allowing transfers up to 3.4 Mbps . This communication interface can be used to:

- Dynamically re-program the output voltage in 12.5 mV increments
- Reprogram the mode of operation to enable or disable PFM mode
- Control voltage transition slew rate
- Enable / disable the regulator.

For more details, refer to the $I^{2} C$ Interface and Register Description sections.

## Output Voltage Programming

Vout is programmed according to the following equations:

| Option ${ }^{(12)}$ | V $_{\text {OUT }}$ Equation |
| :---: | :---: |
| $00,02,03$ | $\mathrm{~V}_{\text {OUT }}=0.75+\mathrm{N}_{\text {VSEL }} \cdot 12.5 \mathrm{mV}$ |
| 06 | $\mathrm{~V}_{\text {OUT }}=1.1875+\mathrm{N}_{\text {VSEL }} \cdot 12.5 \mathrm{mV}$ |

## Note:

12. For option 00 and 02 , the maximum voltage is 1.4375 V .

Table 2. $\mathbf{V}_{\text {SEL }}$ vs. $\mathbf{V}_{\text {OUT }}$

| VSEL Value |  |  | VOUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dec (NVSEL) | Binary | Hex | 00, 02 | 03 | 06 |
| 0 | 000000 | 00 | 0.7500 | 0.7500 | 1.1875 |
| 1 | 000001 | 01 | 0.7625 | 0.7625 | 1.2000 |
| 2 | 000010 | 02 | 0.7750 | 0.7750 | 1.2125 |
| 3 | 000011 | 03 | 0.7875 | 0.7875 | 1.2250 |
| 4 | 000100 | 04 | 0.8000 | 0.8000 | 1.2375 |
| 5 | 000101 | 05 | 0.8125 | 0.8125 | 1.2500 |
| 6 | 000110 | 06 | 0.8250 | 0.8250 | 1.2625 |
| 7 | 000111 | 07 | 0.8375 | 0.8375 | 1.2750 |
| 8 | 001000 | 08 | 0.8500 | 0.8500 | 1.2875 |
| 9 | 001001 | 09 | 0.8625 | 0.8625 | 1.3000 |
| 10 | 001010 | OA | 0.8750 | 0.8750 | 1.3125 |
| 11 | 001011 | OB | 0.8875 | 0.8875 | 1.3250 |
| 12 | 001100 | OC | 0.9000 | 0.9000 | 1.3375 |
| 13 | 001101 | 0D | 0.9125 | 0.9125 | 1.3500 |
| 14 | 001110 | OE | 0.9250 | 0.9250 | 1.3625 |
| 15 | 001111 | 0F | 0.9375 | 0.9375 | 1.3750 |
| 16 | 010000 | 10 | 0.9500 | 0.9500 | 1.3875 |
| 17 | 010001 | 11 | 0.9625 | 0.9625 | 1.4000 |
| 18 | 010010 | 12 | 0.9750 | 0.9750 | 1.4125 |
| 19 | 010011 | 13 | 0.9875 | 0.9875 | 1.4250 |
| 20 | 010100 | 14 | 1.0000 | 1.0000 | 1.4375 |
| 21 | 010101 | 15 | 1.0125 | 1.0125 | 1.4500 |
| 22 | 010110 | 16 | 1.0250 | 1.0250 | 1.4625 |
| 23 | 010111 | 17 | 1.0375 | 1.0375 | 1.4750 |
| 24 | 011000 | 18 | 1.0500 | 1.0500 | 1.4875 |
| 25 | 011001 | 19 | 1.0625 | 1.0625 | 1.5000 |
| 26 | 011010 | 1 A | 1.0750 | 1.0750 | 1.5125 |
| 27 | 011011 | 1 B | 1.0875 | 1.0875 | 1.5250 |
| 28 | 011100 | 1C | 1.1000 | 1.1000 | 1.5375 |
| 29 | 011101 | 1D | 1.1125 | 1.1125 | 1.5500 |
| 30 | 011110 | 1E | 1.1250 | 1.1250 | 1.5625 |
| 31 | 011111 | 1F | 1.1375 | 1.1375 | 1.5750 |
| - 32 | 100000 | 20 | 1.1500 | 1.1500 | 1.5875 |
| 33 | 100001 | 21 | 1.1625 | 1.1625 | 1.6000 |
| -34 | 100010 | 22 | 1.1750 | 1.1750 | 1.6125 |
| 35 | 100011 | 23 | 1.1875 | 1.1875 | 1.6250 |
| 36 | 100100 | 24 | 1.2000 | 1.2000 | 1.6375 |
| 37 | 100101 | 25 | 1.2125 | 1.2125 | 1.6500 |
| 38 | 100110 | 26 | 1.2250 | 1.2250 | 1.6625 |
| 39 | 100111 | 27 | 1.2375 | 1.2375 | 1.6750 |
| 40 | 101000 | 28 | 1.2500 | 1.2500 | 1.6875 |
| 41 | 101001 | 29 | 1.2625 | 1.2625 | 1.7000 |
| 42 | 101010 | 2A | 1.2750 | 1.2750 | 1.7125 |
| 43 | 101011 | 2B | 1.2875 | 1.2875 | 1.7250 |
| 44 | 101100 | 2C | 1.3000 | 1.3000 | 1.7375 |
| 45 | 101101 | 2D | 1.3125 | 1.3125 | 1.7500 |
| 46 | 101110 | 2E | 1.3250 | 1.3250 | 1.7625 |
| 47 | 101111 | 2F | 1.3375 | 1.3375 | 1.7750 |
| 48 | 110000 | 30 | 1.3500 | 1.3500 | 1.7875 |
| 49 | 110001 | 31 | 1.3625 | 1.3625 | 1.8000 |
| 50 | 110010 | 32 | 1.3750 | 1.3750 | 1.8125 |
| 51 | 110011 | 33 | 1.3875 | 1.3875 | 1.8250 |
| 52 | 110100 | 34 | 1.4000 | 1.4000 | 1.8375 |
| 53 | 110101 | 35 | 1.4125 | 1.4125 | 1.8500 |
| 54 | 110110 | 36 | 1.4250 | 1.4250 | 1.8625 |
| 55 | 110111 | 37 | 1.4375 | 1.4375 | 1.8750 |
| 56 | 111000 | 38 | 1.4375 | 1.4500 | 1.8875 |
| 57 | 111001 | 39 | 1.4375 | 1.4625 | 1.9000 |
| 58 | 111010 | 3A | 1.4375 | 1.4750 | 1.9125 |
| 59 | 111011 | 3B | 1.4375 | 1.4875 | 1.9250 |
| 60 | 111100 | 3C | 1.4375 | 1.5000 | 1.9375 |
| 61 | 111101 | 3D | 1.4375 | 1.5125 | 1.9500 |
| 62 | 111110 | 3E | 1.4375 | 1.5250 | 1.9625 |
| 63 | 111111 | 3F | 1.4375 | 1.5375 | 1.9750 |

## Power-Up, EN, and Soft-Start

All internal circuits remain de-biased and the IC is in a very low quiescent current state until the following are true:

- $\quad \mathrm{V}_{\mathbb{I}}$ is above its rising UVLO threshold, and
- EN is HIGH.

At that point, the IC begins a soft-start cycle, its $\mathrm{I}^{2} \mathrm{C}$ interface is enabled, and its registers are loaded with their default values.

During the initial soft-start, $V_{\text {out }}$ ramps linearly to the setpoint programmed in the VSEL register selected by the VSEL pin. The soft-start features a fixed output voltage slew rate of $20 \mathrm{~V} / \mathrm{ms}$ and achieves regulation approximately $90 \mu \mathrm{~s}$ after EN rises. PFM mode is enabled during soft-start until the output is in regulation, regardless of the MODE bit settings. This allows the regulator to start into a partially charged output without discharging it; in other words, the regulator does not allow current to flow from the load back to the battery.

As soon as the output has reached its setpoint, the control forces PWM mode for about $85 \mu$ s to allow all internal control circuits to calibrate.

Table 3. Soft-Start Timing

| Symbol | Description | Value ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {SSDLY }}$ | Time from EN to start of softstart ramp | 100 |
| $t_{\text {REG }}$ | $V_{\text {Out }}$ ramp start to regulation | (VSEL-0.1) $\times 53$ |
| tpok | PWROK (CONTROL2[5]) rising from treg | 11 |
| $\mathrm{t}_{\text {cal }}$ | Regulator stays in PWM mode during this time | $\int^{10}$ |
| EN $\qquad$ <br> $V_{\text {out }}$ $\qquad$ <br> PWROK $\qquad$ |  |  |

Figure 35. Soft-Start Timing
Table 4. EN_DCDC Behavior

| EN_DCDC Bit | EN Pin | $\mathbf{I}^{\mathbf{2}} \mathbf{C}$ | REGULATOR |
| :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | OFF |
| 1 | 1 | ON | ON |
| 1 | 0 | OFF | OFF |
| 0 | 1 | ON | OFF |

## Software Enable

The EN_DCDC bit, VSELx[7], can be used to enable the regulator in conjunction with the EN pin. Setting EN_DCDC with EN HIGH begins the soft-start sequence described above.

## Light-Load (PFM) Operation

The FAN5365 provides a low ripple, single-pulse, PFM mode that ensures:

- Smooth transitions between PFM and PWM modes
- Single-pulse operation for low ripple
- Predictable PFM entry and exit currents.

PFM begins after the inductor current has become discontinuous, crossing zero during the PWM cycle for 32 consecutive cycles. PFM exit occurs when discontinuous current mode (DCM) operation cannot supply sufficient current to maintain regulation. During PFM mode, the inductor current ripple is about $40 \%$ higher than in PWM mode. The load current required to exit PFM mode is thereby about 20\% higher than the load current required to enter PFM mode, providing sufficient hysteresis to prevent "mode chatter."

While PWM ripple voltage is typically less than $4 \mathrm{~m} V_{\text {P-P }}$, PFM ripple voltage can be up to 30 mV P-p during very light load. To prevent significant undershoot when a load transient occurs, the initial DC setpoint for the regulator in PFM mode is set 10 mV higher than in PVVM mode. This offset decays to about 5 mV after the regulator has been in PFM mode for $\sim 100 \mu \mathrm{~s}$. The maximum instantaneous voltage in PFM is 30 mV above the setpoint.

PFM mode can be disabled by writing to the mode control bits: CONTROL1[3:0] (see Table 5)

## Output Voltage Transitions

The IC regulates $\mathrm{V}_{\text {Out }}$ to one of two setpoint voltages, as determined by the VSEL pin and the HW_nSW bit.

Table 5. $V_{\text {out }}$ Setpoint and Mode Control MODE_CTRL, CONTROL1[3:2] = 00

| VSEL Pin | HW_nSW Bit | V $_{\text {OUT }}$ Setpoint | PFM |
| :---: | :---: | :---: | :---: |
| 0 | 1 | VSEL0 | Allowed |
| 1 | 1 | VSEL1 | Per MODE1 |
| x | 0 | VSEL1 | Per MODE1 |

If HW_nSW $=0, V_{\text {OUt }}$ transitions are initiated through the following sequence:

1. Write the new setpoint in VSEL1.
2. Write desired transition rate in DEFSLEW, CONTROL2[2:0], and set the GO bit in CONTROL2[7].

If HW_nSW $=1$, Vout transitions are initiated either by changing the state of the VSEL pin or by writing to the VSEL register selected by the VSEL pin.

## Positive Transitions

When transitioning to a higher $V_{\text {OUt }}$, the regulator can perform the transition using multi-step or single-step mode.

## Multi-Step Mode:

The internal DAC is stepped at a rate defined by DEFSLEW, CONTROL2[2:0], ranging from 000 to 110 . This mode minimizes the current required to charge $\mathrm{C}_{\text {out }}$ and thereby minimizes the current drain from the battery when transitioning. The PWROK bit, CONTROL2[5], remains LOW until about $1.5 \mu \mathrm{~s}$ after the DAC completes its ramp.


Figure 36. Multi-Step Vout $_{\text {Otansition }}$

## Single-Step Mode:

Used if DEFSLEW, CONTROL2[2:0] = 111. The internal DAC is immediately set to the higher voltage and the regulator performs the transition as quickly as its current limit circuit allows, while avoiding excessive overshoot.
Figure 37 shows single-step transition timing. $t_{V(L-H)}$ is the time it takes the regulator to settle to within $2 \%$ of the new setpoint, typically $7 \mu \mathrm{~s}$ for a full-range transition. The PWROK bit, CONTROL2[5], goes LOW until the transition is complete and $\mathrm{V}_{\text {out }}$ settled. This typically occurs $\sim 2 \mu \mathrm{~s}$ after $\mathrm{t}_{\mathrm{V}(\mathrm{L}-1) \mathrm{H})}$.

It is good practice to reduce the load current before making positive $\mathrm{V}_{\text {SEL }}$ transitions. This reduces the time required to make positive load transitions and avoids current-limitinduced overshoot.


Figure 37. Single-Step $V_{\text {оut }}$ Transition

All positive Vout transitions inhibit PFM until the transition is complete, which occurs at the end of $\operatorname{tpoK}(L-H)$. $^{\text {. }}$

## Negative Transitions

When moving from $\mathrm{V}_{\text {SEL }}=1$ to $\mathrm{V}_{\text {SEL }}=0$, the regulator enters PFM mode, regardless of the condition of the MODE bits, and remains in PFM until the transition is complete. Reverse current through the inductor is blocked, and the PFM minimum frequency control inhibited, until the new setpoint is reached; at which time, the regulator resumes control using the mode established by MODE_CTRL. The transition time from $V_{\text {HIGH }}$ to $V_{\text {Low }}$ is controlled by load current and output capacitance as:


Figure 38. Negative $V_{\text {out }}$ Transition

## Protection Features

## Current Limit / Auto-Restart

The regulator includes cycle-by-cycle current limiting, which prevents the instantaneous inductor current from exceeding the "PMOS Current Limit" threshold.

The IC enters "fault" mode after sustained over-current. If current limit is asserted for more than 32 consecutive cycles (about $20 \mu \mathrm{~s}$ ), the IC returns to shutdown state and remains in that condition for $\sim 80 \mu \mathrm{~s}$. After that time, the regulator attempts to restart with a normal soft-start cycle. If the fault has not cleared, it shuts down $\sim 20 \mu$ s later.

If the fault is a short circuit, the initial current limit is $\sim 30 \%$ of the normal current limit, which produces a very small drain on the system power source.

## Thermal Protection

When the junction temperature of the IC exceeds $150^{\circ} \mathrm{C}$, the device turns off all output MOSFETs and remains in a low quiescent current state until the die cools to $130^{\circ} \mathrm{C}$ before starting a normal soft-start cycle.

## Under-Voltage Lockout (UVLO)

The IC turns off all MOSFETs and remains in a low quiescent current state until $\mathrm{V}_{\mathbb{I N}}$ rises above the UVLO threshold.

## $1^{2} \mathrm{C}$ Interface

The FAN5365's serial interface is compatible with standard, fast, fast plus, and high-speed mode $I^{2} C$ bus specifications. The FAN5365's SCL line is an input and its SDA line is a bidirectional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

## Slave Address

In Table 6, A1 and A0 are according to the Ordering Information table on page 2.

Table 6. $1^{2} \mathrm{C}$ Slave Address

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | A 2 | A 1 | A 0 | $\mathrm{R} / \overline{\mathrm{W}}$ |

In Hex notation, the slave address assumes a 0 LSB. For example, the hex slave address of option 00 is 94 H .

## Register Addressing

FAN5365 has four user-accessible registers:
Table 7. ${ }^{2} \mathrm{C}$ Register Address

|  | Address |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{7}$ | 6 | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| VSEL0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| VSEL1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| CONTROL1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| CONTROL2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

## Bus Timing

As shown in Figure 39, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortiy at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.


Figure 39. Data Transfer Timing
Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a "START" condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 40.


Figure 40. Start Bit
A transaction ends with a "STOP" condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, shown in Figure 41.


Figure 41. Stop Bit
During a read from the FAN5365 (Figure 44), the master issues a "Repeated Start" command after sending the register address and before resending the slave address. The "Repeated Start" is a 1-to-0 transition on SDA while SCL is HIGH, as shown in Figure 42.


Figure 42. Repeated Start Timing

## High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) modes are identical, except the bus speed for HS mode is 3.4 MHz . HS mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in Fast or Fast Plus mode (less than 1 MHz clock) and slaves do not acknowledge (ACK) this transmission.

The master then generates a repeated start condition (Figure 42) that causes all slaves on the bus to switch to HS mode. The master then sends $I^{2} \mathrm{C}$ packets, as described above, using the HS mode clock rate and timing.

The bus remains in HS mode until a stop bit (Figure 41) is sent by the master. While in HS mode, packets are separated by repeated start conditions.

## Read and Write Transactions

The following figures outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as Master Drives Bus and Slave Drives Bus. All addresses and data are MSB first.

Table 8. $I^{2} \mathrm{C}$ Bit Definitions for Figure 43 and Figure 44

| Symbol | Definition |
| :---: | :--- |
| S | START, Figure 40. |
| A | ACK. The slave drives SDA to 0 to acknowledge <br> the preceding packet. |
| $\bar{A}$ | NACK. The slave sends a 1 to NACK the <br> preceding packet. |
| $\frac{R}{\text { P }}$ | Repeated START, see Figure 42. |
| STOP, see Figure 41. |  |

## Default Values

both the default values and the bit's type (as defined in Table 10) for each available option.

Each option of the FAN5365 (see Table 9) has different default values for the some of the register bits. Table 9 defines

Table 9. Default Values and Bit Types for $V_{\text {SEL }}$ and CONTROL Registers

|  |  |  |  | SEL | 0 |  |  |  | - |  |  |  |  |  |  | L1 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Option | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  | OUt | Option | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| 00 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 05 | 00 | 1 | 1 | 1 | 0 |  | 1 | 0 | 0 |  |  |
| 02 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | . 95 | 02 | 1 | 1 | 0 | 1 |  | 1 | 0 | 0 |  |  |
| 03 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |  | . 00 | 03 | 1 | 1 | 1 | 0 |  | 1 | 0 | 0 |  |  |
| 06 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |  | 80 | 06 | 1 | 1 | 1 | 1 |  | 0 | 0 | 1 |  |  |
| CONTROL1 |  |  |  |  |  |  |  |  |  |  | CONTROL2 |  |  |  |  |  |  |  |  |  |  |
| Option |  | 7 | 6 | 5 | 4 |  | 3 | 2 | 1 | 0 | Option |  | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| 00, 02 |  | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 00, 02 |  | 0 |  |  | 0 | 0 | 0 | 1 | 1 | 1 |
| 03, 06 |  | 1 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 | 03, 06 |  | 0 |  |  | 0 | 0 | 0 | 1 | 1 | 1 |

Table 10. Bit Type Definitions for Table 9

| $\#$ | Active Bit | Changing this bit changes the behavior of the converter, as described below. |
| :---: | :--- | :--- |
| $\#$ | Disabled | Converter logic ignores changes made to this bit. Bit can be written and read-back. |
| $\#$ | Read-Only | Writing to this bit through $I^{2} C$ does not change the read-back value, nor does it change converter behavior. |

## Bit Definitions

Table 11 defines the operation of each register bit. Superscript characters define the default state for each option. Superscripts ${ }^{0,2,3,6}$ signify the default values for
options $00,02,03$, and 06 , respectively. ${ }^{A}$ signifies the default for all options.

## Description

| Bit | Name | Value | Description |
| :---: | :---: | :---: | :---: |
| VSELO |  |  | Register Address: 00 |
| 7 | EN_DCDC | 0 | Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL1. A write to bit 7 in either register establishes the EN_DCDC value. |
|  |  | $1^{\text {A }}$ | Device enabled when EN pin is HIGH, disabled when EN is LOW. |
| 6 | Reserved | $1{ }^{\text {A }}$ |  |
| 5:0 | DAC[5:0] | Table $9^{\text {A }}$ | 6-bit DAC value to set $\mathrm{V}_{\text {Out }}$. |
| VSEL1 |  |  | Register Address: 01 |
| 7 | EN_DCDC | 0 | Device in shutdown regardless of the state of the EN pin. This bit is mirrored in VSEL1. A write to bit 7 in either register establishes the EN_DCDC value. |
|  |  | $1^{\text {A }}$ | Device enabled when EN pin is HIGH, disabled when EN is LOW. |
| 6 | Reserved | $1{ }^{\text {A }}$ |  |
| 5:0 | DAC[5:0] | Table $9^{\text {A }}$ | 6-bit DAC value to set $\mathrm{V}_{\text {Ou }}$ |
| CONTROL1 |  |  | Register Address: 02 |
| 7:6 | Reserved | $10^{\text {A }}$ | Vendor ID bits. Writing to these bits has no effect on regulator operation. These bits can be used to distinguish between vendors via $I^{2} \mathrm{C}$. |
| 5 | Reserved | $1^{\text {A }}$ |  |
| 4 | HW_nSW | 0 | Vout is controlled by VSEL 1 . Voltage transitions occur by writing to the VSEL1, then setting the GO bit. |
|  |  | $1^{\text {A }}$ | $\mathrm{V}_{\text {out }}$ is programmed by the VSEL pin. Vout $=$ VSEL1 when VSEL is HIGH and $\mathrm{V}_{\text {OUt }}=$ VSEL0 when VSEL is LOW. |
| 3:2 | MODE_CTRL | $00^{\text {A }}$ | Operation follows MODE0, MODE1. |
|  |  | 01 | PFM with automatic transitions to PWM, regardless of VSEL. |
|  |  | 10 | PFM disabled (forced PWM), regardiess of VSEL. |
|  |  | 11 | PFM with automatic transitions to PWM, regardless of VSEL. |
| 1 | MODE1 | 0 | PFM disabled (forced PWM) when regulator output is controlled by VSEL1. |
|  |  |  | PFM with automatic transitions to PWM when regulator output is controlled by VSEL1. |
| 0 | MODE0 | $\frac{0^{A}}{1}$ | PFM with automatic transitions to PWM when VSEL is LOW. Changing this bit has no effect on the operation of the regulator. |
| CONTROL2 |  |  | Register Address. 03 - |
| 7 | GO | $0^{\text {A }}$ | This bit has no effect when HW_nSW = 1. At the end of a Vout transition, this bit is reset to 0 . |
|  |  | 1 | Starts a V ${ }_{\text {Out }}$ transition if HW_nSW $=0$. |
| 6 | OUTPUT DISCHARḠE | $0^{3,6}$ | When the regulator is disabled, $\mathrm{V}_{\text {Out }}$ is not discharged. |
|  |  | $1^{0,2}$ | When the regulator is disabled, $\mathrm{V}_{\text {OUt }}$ discharges through an internal pull-down. |
| 5 | PWROK (read only) | 0 | $V_{\text {out }}$ is not in regulation or is in current limit. |
|  |  | 1 | $V_{\text {OUT }}$ is in regulation. |
| 4:3 | Reserved | $00^{\text {A }}$ |  |
| 2:0 | DEFSLEW | 000 | $\mathrm{V}_{\text {OUt }}$ slews at $0.15 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {Out }}$ transitions. |
|  |  | 001 | $\mathrm{V}_{\text {OUt }}$ slews at $0.30 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {Out }}$ transitions. |
|  |  | 010 | $\mathrm{V}_{\text {OUT }}$ slews at $0.60 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {OUT }}$ transitions. |
|  |  | 011 | $\mathrm{V}_{\text {OUt }}$ slews at $1.20 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {Out }}$ transitions. |
|  |  | 100 | $\mathrm{V}_{\text {OUt }}$ slews at $2.40 \mathrm{mV} / \mu \mathrm{s}$ during positive $\mathrm{V}_{\text {OUt }}$ transitions. |
|  |  | 101 | $\mathrm{V}_{\text {OUT }}$ slews at $4.80 \mathrm{mV} / \mu$ s during positive $\mathrm{V}_{\text {OUT }}$ transitions. |
|  |  | 110 | $\mathrm{V}_{\text {OUt }}$ slews at $9.60 \mathrm{mV} / \mu$ s during positive $\mathrm{V}_{\text {OUt }}$ transitions. |
|  |  | $111^{\text {A }}$ | Positive $\mathrm{V}_{\text {Out }}$ transitions use single-step mode (see Figure 37). |

Table 11. Bit Definitions

## Layout Recommendations

FAN5365 switches at a relatively high frequency of 6 MHz ; thus the recommended layout should be followed carefully as additional parasitic effects caused by moving components further away or routing through internal layers can cause issues. In addition, possible detrimental effects to regulator performance EMI issues can be generated by introducing unintentional coupling paths in the layout.
To minimize VIN and SW spikes and thereby reduce voltage stress on the IC power switches; it is critical to minimize the loop length for the VIN bypass capacitor. $\mathrm{C}_{\mathrm{IN}}$ must be placed
next to the IC with routing on the top layer, as shown in Figure 45 and Figure 46.
Switching current paths through $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {out }}$ should be returned directly to the GND bumps of the IC on the top layer of the printed circuit board (PCB).
The SW node should be treated as a noisy signal and separated by the ground plane or "keepout region" from any sensitive signals in the system. Routing sensitive highimpedance voltage reference signals should be avoided on the layer directly beneath the SW node.


Figure 45. Simplified Layout Drawing
Figure 46. Fairchild Reference Board Layout

## Physical Dimensions



Figure 47.9 -Ball WLCSP, 3X3 Array, 0.4mm Pitch, $250 \mu \mathrm{~m}$ Ball

## Product-Specific Dimensions

| Product | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| FAN5365UC | $1.290+/-0.030$ | $1.270+/-0.030$ | 0.250 | 0.250 |

[^2]
## FAIRCHILD <br> SEMICONDUCTOR

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.


## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WTHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TOIMPROVE RELIABIUTY, FUNCTON, ORDESIGN. FAIRCHILDDOESNOT ASSUME ANY LIABIUTY ARISING OUT OF THE APFUCATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDERITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DONOT EXPAND THE TERMS OF FAIRCHID'S WORDDMDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITCAL COMPONENTS IN UFE SUPPORT DEVICES OR SYSTEMS WTHOUT THE EXPRESS WRITIEN AFPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
Asused herein:

1. Life support devices or systems are devices or systems which, (a) 2 A critical component in any component of a life support, device, or are intended for surgical implant into the body or (b) suppoit or system whose failure to perform can be reasonably expected to sustain life, and (c) whose failure to perform when properly used in cause the failure of the life support device or system, or to affect its accordance with instructions for use provided in the labeling, can be safety or effectiveness.
reasonably expected to result in a significant injury of the user

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, wnw.fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing probiem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authonized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceabilty, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is cormitted to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status |  |
| :---: | :---: | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change <br> in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |



ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 NCP81241MNTXG LTM8064IY LT8315EFE\#TRPBF NCV1077CSTBT3G
XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 MP8757GL-P MIC23356YFT-TR
LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3803ES6\#TR LTC3803ES6\#TRM LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUX-CE2 MP5461GC-Z
MPQ4415AGQB-Z MPQ4590GS-Z MCP1603-330IMC MCP1642B-18IMC MCP1642D-ADJIMC


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

[^1]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

[^2]:    Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

    Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

