ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## FAN53880

## One Buck, One Boost and Four LDO PMIC

## General Description

The FAN53880 is a low quiescent current PMIC for mobile power applications. The PMIC contains one buck, one boost, and four low noise LDOs.

The buck and boost converters can operate within a wide supply range of 2.5 V to 5.5 V . At moderate and light loads, Pulse Frequency Modulation (PFM) reduces current consumption while maintaining excellent transient response during load swings. At higher loads, the converters automatically switch to Pulse Width Modulation (PWM) control.

The FAN53880 is available in a 25 -bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

## Features

- Programmable Start-Up/Down Sequencing
- Programmable Output Voltages
- Soft-Start (SS) Inrush Current Limiting
- Fault Protection with Interrupt Reporting
- UVLO, OCP, OVP, UVP and OTP
- Low Current Standby and Shutdown Modes
- Buck Converter:
- Input Voltage Range: 2.5 V to 5.5 V
- Digitally Programmable Voltage Range: 0.6 V to 3.3 V
- 1200 mA Output Current Capability
- $95 \%$ Efficiency
- Boost Converter:
- Input Voltage Range: 2.5 V to 5.5 V
- Digitally Programmable Voltage Range: 3.0 V to 5.7 V
- 1000 mA Output Current Capability
- $95 \%$ Efficiency
- Four LDOs:
- Input Voltage Range: 1.9 V to 5.5 V
- Digitally Programmable Voltage Range: 0.8 V to 3.3 V
- 300 mA Output Current Capability


## Applications

- Smartphones and Tablets
- Compact Camera Modules
- USB On-The-Go



## Application Diagram



Figure 1. Application Diagram

## PART NUMBERING

Table 1. ORDERING INFORMATION

| Part Number | Buck <br> V OUT | LDO1,2 <br> $\mathbf{V}_{\text {OUT }}$ | LDO3,4 <br> $\mathbf{V}_{\text {OUT }}$ | Boost <br> $\mathbf{V}_{\text {OUT }}$ | I2C <br> Address | Temperature <br> Range | Package | Packing <br> Method | Device <br> Marking |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAN53880UC001X* | 1.1 V | 2.8 V | 1.8 V | 5.0 V | $7^{\prime} \mathrm{h} 35$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $25-$ Bump <br> WLCSP | Tape and <br> Reel $\dagger$ | LT |
| FAN53880UC002X | 1.1 V | 2.8 V | 1.8 V | 5.0 V | $7^{\prime} \mathrm{h} 35$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $25-$ Bump <br> WLCSP | Tape and <br> Reel $\dagger$ | LW |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D. *Not recommended for new designs.

## FAN53880

## PRODUCT PIN ASSIGNMENTS

## Pin Configuration



Figure 2. Pin Configuration

## Pin Descriptions

Table 2. PIN DEFINITION

| Pin | Pin Name | Description |
| :---: | :---: | :---: |
| A1 | SW1 | Switching node of the buck converter. Tie one lead of the inductor to this pin. |
| A2 | PVIN | Input power for the buck and boost converter. Bypass this pin with $\mathrm{C}_{\text {PVIN }}$ close to the device pin. The voltage must be kept within 25 mV of $\mathrm{AV}_{\mathrm{IN}}$. |
| A3 | VBST | Boost output node. Locate $\mathrm{C}_{\text {BST }}$ close to this pin |
| A4, A5 | SW2 | Switching node for the boost converter. |
| B1 | PGND1 | Power ground connection for the buck converter. Connect directly to ground plane. |
| B2 | FB1 | Feedback pin for the buck converter. Connect to $\mathrm{C}_{\text {BUCK }}$ and keep trace away from noisy circuitry. |
| B3 | BSTEN | Enables the boost and critical circuits associated with the boost operation when asserted high. The BSTEN pin has an internal $2.8 \mathrm{M} \Omega$ pull-down and should always be connected to a logic high or low. <br> Note: HWEN does not need to be high for Boost operation when BSTEN is high. |
| B4 | INTB | I2C interrupt pin is active low indicating that an interrupt event has occurred. |
| B5 | PGND2 | Power ground connection for the Boost converter. Connect directly to ground plane. |
| C1 | N/C | This pin is a no-connect within the device. It is recommended to tie this pin to ground, but is not necessary. |
| C2 | HWEN | HWEN pin is used to enable basic circuits necessary for controlling the power converter outputs. The HWEN pin has an internal $5 \mathrm{M} \Omega$ pull-down and should always be connected to a logic high or low. |
| C3 | DGND | Digital/Analog ground connection. Tie to inner layer power plane through via. |
| C4 | SDA | I2C Data pin. Node should be tied high through a pull up resistor. |
| C5 | SCL | I2C Clock pin. Node should be tied high through a pull up resistor. |
| D1 | VIN4 | Input power pin for LDO4. Place $\mathrm{C}_{\mathrm{VIN} 4}$ as close to this pin as possible. |
| D2 | VIN3 | Input power pin for LDO3. Place $\mathrm{C}_{\mathrm{VIN} 3}$ as close to this pin as possible. |
| D3 | AVIN | Analog power pin. Route trace from battery side of the boost inductor (L2) to the $\mathrm{AV}_{\text {IN }}$ pin. Connect the $\mathrm{C}_{\text {AVIN }}$ capacitor as close as possible to the pin. To create a low pass filter, a series resistor may be added between the inductor and $\mathrm{C}_{\text {AVIN }}$. The voltage must be kept within 25 mV of $\mathrm{PV}_{\text {IN }}$ to ensure system stability. |
| D4 | N/C | This pin is a no-connect within the device. It is recommended to tie this pin to ground, but is not necessary. |
| D5 | VIN12 | This is the input power pin for LDO1 and LDO2. Place $\mathrm{C}_{\mathrm{VIN12}}$ as close to this pin as possible. |
| E1 | LDO4 | This is the output pin for LDO4. Place $\mathrm{C}_{\text {LDO4 }}$ as close to this pin as possible. |
| E2 | LDO3 | This is the output pin for LDO3. Place $\mathrm{C}_{\text {LDO3 }}$ as close to this pin as possible. |
| E3 | AGND | Analog ground is the analog circuitry ground. Tie this pin to the analog ground plane. |
| E4 | LDO2 | This is the output pin for LDO2. Place $\mathrm{C}_{\text {LDO2 }}$ as close to this pin as possible. |
| E5 | LDO1 | This is the output pin for LDO1. Place $\mathrm{C}_{\text {LDO1 }}$ as close to this pin as possible. |

## PRODUCT BLOCK DIAGRAM

## Block Diagram



Figure 3. Block Diagram

Table 3. ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage | $A \mathrm{~V}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN} 12}, \mathrm{~V}_{\mathrm{IN} 3}$ and $\mathrm{V}_{\mathrm{IN} 4}$ | -0.3 |  | (Note 1) | V |
| $\mathrm{V}_{\mathrm{SW} 1}$ | Voltage on SW1 Pin |  | -0.3 |  | (Note 1) | V |
| $\mathrm{V}_{\text {SW } 2}$ | Voltage on SW2 Pin |  | -0.3 |  | (Note 1) | V |
| $\mathrm{V}_{\text {CTRL }}$ | SDA and SCL Pins |  | -0.3 |  | (Note 1) | V |
| VINTB | INTB Pins |  | -0.3 |  | $\mathrm{AV}_{\mathrm{IN}}$ | V |
|  | other Pins |  | -0.3 |  | (Note 1) | V |
| ESD | Electrostatic Discharge Protection Level | Human Body Model |  | 2.0 |  | kV |
|  |  | Charged Device Model |  | 500 |  | V |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature |  | -40 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temp |  | -40 |  | +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Lesser of 6 V or $\mathrm{AV}_{\mathrm{IN}}+0.3 \mathrm{~V}$.

Table 4. THERMAL PROPERTIES

| Symbol | Parameter | Typical | Unit |
| :---: | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance | 58 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with two-layer 2 s 2 p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(\max )}$ at a given ambient temperature $\mathrm{T}_{\mathrm{A}}$.

Table 5. RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AP ${ }_{\text {VIN }}$ | Supply Voltage Range | $\mathrm{AV}_{\text {IN }}, \mathrm{PV}_{\text {IN }}$ | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\text {IN12 }}$ |  | $\mathrm{V}_{\text {IN12 }}$ | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\text {IN3 }}$ |  | $\mathrm{V}_{\text {IN3 }}$ | 1.9 |  | 5.5 | V |
| $\mathrm{V}_{\text {IN4 }}$ |  | $\mathrm{V}_{\text {IN4 }}$ | 1.9 |  | 5.5 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | $\mathrm{PD}=\left(125^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}\right) / 58^{\circ} \mathrm{C} / \mathrm{W}=0.69 \mathrm{~W}$ |  |  | 0.69 | W |
| $\mathrm{T}_{\text {A }}$ | Operating Ambient Temperature |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature |  | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## FAN53880

## Table 6. ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at $\mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{\text {IN }}=2.5 \mathrm{~V}$ to 5.5 V \& $\mathrm{PV}_{\text {IN }}>\mathrm{V}_{\mathrm{BUCK}}+350 \mathrm{mV}$ and $\mathrm{PV}_{\text {IN }}<\mathrm{V}_{\mathrm{BST}}-250 \mathrm{mV}, \mathrm{V}_{\text {IN12 }}=2.5 \mathrm{~V}$ to 5.5 V \& $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{LDO} 1 / 2}+300 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}>\mathrm{V}_{\mathrm{LDO} / 4}+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}, \mathrm{V}_{\text {LDO2 }}, \mathrm{V}_{\text {LDO3 }}$ and $\mathrm{V}_{\text {LDO4 }}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{AV}_{I N}, \mathrm{PV}_{I N}, \mathrm{~V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1}$ and $\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3}$ and $\mathrm{V}_{\mathrm{LDO}}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES UVLO |  |  |  |  |  |  |
| V VII UVLO_RISE | Under-Voltage Lockout Threshold | Rising $A V_{\text {IN }}$ or $\mathrm{V}_{\text {IN12 }}$ | 2.30 | 2.35 | 2.45 | V |
| V VIN UVLO_FALL |  | Falling $\mathrm{AV}^{\text {IN }}$ or $\mathrm{V}_{\text {IN12 }}$ | 2.15 | 2.25 | 2.30 | V |
| $\mathrm{V}_{\text {VIN3/4 UVLO_RISE }}$ |  | Rising $\mathrm{V}_{\text {IN3 }}$ and $\mathrm{V}_{\text {IN4 }}$ | 1.80 | 1.85 | 1.95 | V |
| $\mathrm{V}_{\text {VIN3/4 UVLO_FALL }}$ |  | Falling $\mathrm{V}_{\text {IN3 }}$ and $\mathrm{V}_{\text {IN4 }}$ | 1.70 | 1.75 | 1.80 | V |

BUCK EC
POWER SUPPLIES

| $\mathrm{IQ}_{\text {BK_PFM }}$ | PFM Quiescent Current | Total current on $P V_{\text {IN }}$ and $A V_{\text {IN }}$ when $A V_{\text {IN }}$ $=P V_{I N}=$ VHWEN, BUCK_EN bit $=1$, PFM Mode, Non Switching, No Load, all other converters disabled |  | 36 |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {BK_ }}$ DIS | Output Discharge Resistance |  | 80 | 100 | 120 | $\Omega$ |

PFM $\leftrightarrow$ PWM THRESHOLDS

| $\mathrm{I}_{\text {BK_PFM }}$ | IOUT <br> PFM | where part transitions into | 50 | mA |  |
| :---: | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{I}_{\text {BK_PWM }}$ | IOUT value where part transi- <br> tions into PWM |  |  | 120 | mA |

BUCK $V_{\text {OUT }}$ ACCURACY

| $\mathrm{VO}_{\mathrm{BK}}$ _ACC | PFM Output Voltage Accuracy | $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}, \mathrm{AV}_{\text {IN }}=\mathrm{PV} \mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}$, PFM Mode, $\mathrm{I}_{\text {OUT }}=0 \mathrm{~A}$ | -3 | 3 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{\mathrm{IN}}=3.8 \mathrm{~V}$, No Load, PFM Mode, $\mathrm{V}_{\text {OUT }}=1.0125 \mathrm{~V}$ to 3.3 V | -2 | 2 | \% |
|  | PWM Output Voltage Accuracy | $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}, \mathrm{AV}_{\text {IN }}=P \mathrm{~V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{PWM}$ Mode, I IOUT $=0 \mathrm{~A}$ | -3 | 3 | \% |
|  |  | $\mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{\mathrm{IN}}=3.8 \mathrm{~V}$, No Load, PWM Mode, $\mathrm{V}_{\text {OUT }}=1.0125 \mathrm{~V}$ to 3.3 V | -2 | 2 | \% |

## CURRENT LIMIT

| ILIM $_{\text {BK }}$ | Peak Inductor Current Limit | Programmed to support 1.2 A DC load | 1600 | 1900 | 2200 | mA |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

## REGULATOR

| $\mathrm{F}_{\text {BK_SW }}$ | Switching Frequency | $\begin{aligned} & \text { PWM, } \mathrm{I}_{\text {OUT }}=0 \mathrm{~A}, \mathrm{AV}_{\text {IN }}=P \mathrm{~V}_{\text {IN }}=3.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V} \end{aligned}$ | 2.25 | 2.5 | 2.75 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RDS ${ }_{\text {ON BK_P }}$ | PMOS Resistance Ball-to-Ball | $\mathrm{AP}_{\mathrm{VIN}}=\mathrm{V}_{\mathrm{GS}}=3.8 \mathrm{~V}, \mathrm{Temp}=25^{\circ} \mathrm{C}$ |  | 0.125 | 0.200 | $\Omega$ |
| RDS ${ }_{\text {ON BK_N }}$ | NMOS Resistance Ball-to-Ball | $\mathrm{AP}_{\mathrm{VIN}}=\mathrm{V}_{\mathrm{GS}}=3.8 \mathrm{~V}, \mathrm{Temp}=25^{\circ} \mathrm{C}$ |  | 0.085 | 0.140 | $\Omega$ |
| $\mathrm{VO}_{\mathrm{BK} \text { _RNG }}$ | Buck Output Voltage Range | When $\mathrm{V}_{\text {OUT }}+300 \mathrm{mV}$ < $\mathrm{AV}_{\text {IN }} \& \mathrm{PV}_{\text {IN }}$ | 0.6 | 1.1 | 3.3 | V |

BUCK OUTPUT PROTECTION

| OVP $\mathrm{BK}_{\text {_R }} \mathrm{R}$ | Rising Over Voltage Output Threshold | $\begin{aligned} & \mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=2.85 \mathrm{~V} \end{aligned}$ | Vtarget <br> $\times 1.17$ <br> x 1.17 | Vtarget $\times 1.2$ | $\begin{array}{\|l\|} \hline \text { Vtarget } \\ \times 1.23 \\ \hline \end{array}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}$ | Vtarget <br> $\times 1.15$ | Vtarget $\times 1.2$ | $\begin{array}{\|c\|} \hline \text { Vtarget } \\ \times 1.25 \end{array}$ | V |
| $\mathrm{OVP}_{\text {BK_FL }}$ | Falling Over Voltage Output Threshold | $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}$ to 3.300 V | Vtarget $\times 1.04$ | $\begin{array}{\|l\|} \hline \text { Vtarget } \\ \times 1.10 \end{array}$ | $\begin{array}{\|c\|} \hline \text { Vtarget } \\ \times 1.14 \end{array}$ | V |
| UVP $\mathrm{BK}_{\text {_ }} \mathrm{FL}$ | Falling Under Voltage Output Threshold | $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}$ | $\begin{aligned} & \hline \text { Vtarget } \\ & \times 0.83 \end{aligned}$ | Vtarget $\times 0.90$ <br> x 0.90 | Vtarget $\times 0.97$ | V |
|  |  | $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V}, 2.85 \mathrm{~V}$ | Vtarget <br> $\times 0.86$ | Vtarget $\times 0.90$ <br> $\times 0.90$ | $\begin{array}{\|c} \hline \text { Vtarget } \\ \times 0.93 \end{array}$ | V |
| UVP $\mathrm{BK}_{\text {_R }}$ R | Rising Under Voltage Output Threshold | $\mathrm{V}_{\text {OUT }}=0.6 \mathrm{~V}$ to 3.3 V | $\begin{array}{\|l} \hline \text { Vtarget } \\ \times 0.90 \end{array}$ | $\begin{array}{\|l\|} \hline \text { Vtarget } \\ \times 0.95 \end{array}$ | $\begin{array}{\|c} \hline \text { Vtarget } \\ \times 0.99 \end{array}$ | V |

## FAN53880

Table 6. ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum values are at $\mathrm{AV}_{\mathrm{IN}}=P \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{PV}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{BUCK}}+350 \mathrm{mV}$ and $\mathrm{PV}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{BST}}-250 \mathrm{mV}, \mathrm{V}_{\text {IN12 }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{LDO} 1 / 2}+300 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}>\mathrm{V}_{\mathrm{LDO} / 4}+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}, \mathrm{V}_{\text {LDO2 }}, \mathrm{V}_{\text {LDO3 }}$ and $\mathrm{V}_{\text {LDO4 }}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{AV}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1}$ and $\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}$ and $\mathrm{V}_{\mathrm{LDO}}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVP Bk_TMR $^{\text {del }}$ | Over Voltage Output Protection Timer | $\mathrm{V}_{\text {OUT_Target }}=2.85 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}$ held at 3.65 V , INTB ${ }^{-}$going high trigger | 32 | 40 | 56 | $\mu \mathrm{S}$ |
| UVP BK_TMR | Under Voltage Output Protection Timer | $\mathrm{V}_{\text {OUT_Target }}=2.85 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ held at 2.05 V , Time to Output Disabled | 32 | 40 | 56 | $\mu \mathrm{S}$ |

## BOOST EC

POWER SUPPLIES

| $1 \mathrm{Q}_{\text {BST_PFM }}$ | Quiescent Current | Total current on $P V_{\text {IN }}$ and $A V_{\text {IN }}$, <br> $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ when $\mathrm{V}_{\text {BSTEN }}=A \mathrm{~V}_{\text {IN }}$, VHWEN <br> $=0$, PFM Mode, Non Switching, No Load, all other converters disabled. |  | 32 | 44 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IQ}_{\text {BST PT }}$ | IQ in Auto Pass-Thru Mode | Total current on $P V_{\text {IN }}$ and $A V_{\text {IN }}$ when $V_{\text {BSTEN }}=A V_{\text {IN }}, V H W E N=0$, No Load, all other converters disabled. |  | 39 | 90 | $\mu \mathrm{A}$ |
| $\mathrm{IQ}_{\text {BST_FPT }}$ | IQ when part is in Forced Pass-Thru Mode | Total current on $P V_{\text {IN }}$ and $A V_{\text {IN }}$ when $A V_{\text {IN }}$ $=P V_{I N}=V_{B S T E N}=3.8 \mathrm{~V}$, <br> VHWEN $=0$, BST_MODE bit $=1$, <br> No Load, all other converters disabled. |  | 18 |  | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {BST }} \mathrm{DCHG}$ | Output Discharge Resistance |  | 80 | 100 | 120 | $\Omega$ |

## PFM $\leftrightarrow$ PWM THRESHOLDS

| $I_{\text {BST_PFM }}$ | PFM Mode I IOUT Threshold |  |  | 100 |  | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\text {BST_PWM }}$ | PWM Mode I IOUT Threshold |  |  | 130 | mA |  |

BOOST V ${ }_{\text {OUT }}$ ACCURACY

| VO $_{\text {BST_ACC }}$ | PFM Output Voltage Accuracy | $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, No Load, PFM Mode | -3 |  | 3 | $\%$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
|  | PWM Output Voltage Accuracy | $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, No Load, PWM Mode | -3 |  | 3 | $\%$ |

## CURRENT LIMIT

| ILIMBST | Peak Inductor Current Limit | Programmed to support 1 A DC load | 3.0 | 3.5 | 4.0 | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REGULATOR |  |  |  |  |  |  |
| $F_{\text {SW }}$ BST | PWM Switching Frequency | $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}$ | 2.25 | 2.5 | 2.75 | MHz |
| RDSon bSt_P | PMOS Resistance Ball-to-Ball | Temp $=25^{\circ} \mathrm{C}$ |  | 65 | 120 | $\mathrm{m} \Omega$ |
| RDS ${ }_{\text {on BST_N }}$ | NMOS Resistance Ball-to-Ball | Temp $=25^{\circ} \mathrm{C}$ |  | 50 | 100 | $\mathrm{m} \Omega$ |
| $\mathrm{VO}_{\text {BST_RNG }}$ | Boost Output Voltage Range | When $\mathrm{PV}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{BST}}$ and $2.5 \mathrm{~V} \leq \mathrm{PV}_{\mathrm{IN}} / \mathrm{AV}_{\text {IN }}$ $\leq 5.5 \mathrm{~V}$ | 3.0 | 5.0 | 5.7 | V |

## BOOST OUTPUT PROTECTION

| OVP BSt_RS | Rising Over Voltage Output Threshold | $\mathrm{V}_{\text {AVIN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$ | Vtarget <br> x 1.16 | Vtarget x 1.2 | Vtarget <br> x 1.22 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVP BST_FL | Falling Over Voltage Output Threshold |  | Vtarget <br> $\times 1.07$ | Vtarget $\begin{array}{r} 1.1 \end{array}$ | $\begin{array}{\|c\|} \hline \text { Vtarget } \\ \times 1.12 \end{array}$ | V |
| UVP BSt_FL | Falling Under Voltage Output Threshold | $\mathrm{V}_{\text {AVIN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$ | Vtarget <br> x 0.78 | $\begin{array}{\|l\|} \hline \text { Vtarget } \\ \times 0.80 \end{array}$ | $\begin{array}{\|l} \hline \text { Vtarget } \\ \times 0.82 \end{array}$ | V |
| UVP BST_RS | Rising Under Voltage Output Threshold |  | Vtarget $\times 0.88$ | $\begin{aligned} & \hline \text { Vtarget } \\ & \times 0.90 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Vtarget } \\ \times 0.93 \end{array}$ | V |
| OVP BST_TMR | Over Voltage Output Protection Timer | $\mathrm{V}_{\text {OUT_Target }}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}$ held at 6.25 V , INTB ${ }^{\text {going high trigger }}$ | 32 | 40 | 56 | $\mu \mathrm{s}$ |
| UVP ${ }_{\text {BST_TMR }}$ | Under Voltage Output Protection Timer | $\mathrm{V}_{\text {OUT_Target }}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}$ held at 4.00 V , Time to Output Disabled | 32 | 40 | 56 | $\mu \mathrm{s}$ |

## FAN53880

Table 6. ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum values are at $\mathrm{AV}_{\mathrm{IN}}=P \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{PV}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{BUCK}}+350 \mathrm{mV}$ and $\mathrm{PV}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{BST}}-250 \mathrm{mV}, \mathrm{V}_{\text {IN12 }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{LDO} 1 / 2}+300 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}>\mathrm{V}_{\mathrm{LDO3} / 4}+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}, \mathrm{V}_{\text {LDO2 }}, \mathrm{V}_{\text {LDO3 }}$ and $\mathrm{V}_{\text {LDO4 }}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{AV}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1}$ and $\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}$ and $\mathrm{V}_{\mathrm{LDO4}}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## LDO1/2 EC SPECS

QUIESCENT CURRENT

| $1 Q_{L 12}$ | Quiescent Current, No Load | Iout $=0$ A, Combined Current Measured at $\mathrm{AV}_{\text {IN }}$ and $\mathrm{V}_{\text {IN12 }}$ when LDO1 is enabled only or LDO2 is enabled only, Buck and Boost are disabled, VHWEN $=\mathrm{AV}_{\text {IN }}$ |  | 40 | 55 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL12_RNG | LDO Output Voltage Range | When $\mathrm{V}_{\text {OUT }}+300 \mathrm{mV}<\mathrm{V}_{\text {IN12 }}$ and $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN } 12} \leq 5.5 \mathrm{~V}$ | 0.8 | 2.8 | 3.3 | V |
| VO ${ }_{\text {L12_ACC }}$ | Output Voltage Accuracy | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=300 \mathrm{~mA}, \mathrm{AV}_{\text {IN }}=\mathrm{V}_{\text {IN12 }}=3.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=0.8 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ | -2.0 |  | +2.0 | \% |
| VL12_DO | Dropout Voltage | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT_TARGET }}-100 \mathrm{mV}$, IOUT $=$ $300 \mathrm{~mA}, \mathrm{~V}_{\text {OUT_T_TARGET }}=2.8 \mathrm{~V}$ |  |  | 250 | mV |
| $1 \mathrm{O}_{\text {MAX_L12 }}$ | Max load current | $\begin{aligned} & \mathrm{V}_{\text {OUT }}+0.3 \mathrm{~V}<\mathrm{V}_{\text {IN12 }} \text { and } \\ & \mathrm{V}_{\text {IN12 }}=2.5 \mathrm{~V} \text { to } 4.5 \mathrm{~V} \end{aligned}$ | 300 |  |  | mA |

## CURRENT LIMIT

| ILIM_L12 | Current Limit | $V_{\text {OUT }}+500 \mathrm{mV}<\mathrm{V}_{\text {IN12 }}$ and <br> $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN12 }} \leq 4.5 \mathrm{~V}$ | 150 | 180 | 210 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathrm{V}_{\mathrm{OUT}}+500 \mathrm{mV}<\mathrm{V}_{\text {IN12 }}$ and <br> $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN12 }} \leq 4.5 \mathrm{~V}$ | 360 | 420 | 480 | mA |  |

## OUTPUT PROTECTION

| OVP $_{\text {L12_RS }}$ | Rising Over Voltage Output <br> Threshold | $\mathrm{V}_{\text {AVIN }}=\mathrm{V}_{\text {IN } 1 / 2}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=2.8 \mathrm{~V}$ | Vtarget <br> $\times 1.17$ | Vtarget <br> $\times 1.2$ | Vtarget <br> $\times 1.23$ |
| :---: | :--- | :--- | :--- | :--- | :--- |

LDO3/4 EC SPECS
QUIESCENT CURRENT

| $1 Q_{L 34}$ | Quiescent Current, No Load | Iout $=0$ A, Combined Current Measured at $A V_{I N}$ and $V_{I N 3}$ when LDO3 is enabled or $A V_{I N}$ and $V_{I N 4}$ when LDO4 is enabled. LDO1, LDO2, Buck and Boost are disabled, $\mathrm{VHWEN}=\mathrm{AV}_{\mathrm{IN}}$ |  | 38 | 50 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL34_RNG | LDO3/4 Output Voltage Range | LDO3: $\mathrm{V}_{\text {OUT }}+0.15<\mathrm{V}_{\text {IN3 }}$ and $\mathrm{V}_{\text {IN3 }}=1.95$ V to 4.5 V , LDO4: $\mathrm{V}_{\text {OUT }}+150 \mathrm{mV}<\mathrm{V}_{\text {IN4 }}$ and $\mathrm{V}_{\text {IN } 4}=1.95 \mathrm{~V}$ to 4.5 V | 0.8 | 1.8 | 3.3 | V |
| $\mathrm{VO}_{\text {L34_ACC }}$ | Output Voltage Accuracy | $\begin{aligned} & \mathrm{l}_{\mathrm{OUT}}=300 \mathrm{~mA}, \mathrm{AV} \mathrm{IN}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3 / 4}=3.8 \\ & \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.8 \mathrm{~V} \text { to } 3.3 \mathrm{~V} \end{aligned}$ | -2.5 |  | +2.0 | \% |
| VL34_DO | Dropout Voltage | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT TARGET }}-100 \mathrm{mV}$, IOUT $=$ $300 \mathrm{~mA}, \mathrm{~V}_{\text {OUT_T_TARGET }}=1.8 \mathrm{~V}$ |  |  | 150 | mV |
| $1 \mathrm{O}_{\text {MAX_L34 }}$ | Max load current | $\mathrm{V}_{\text {OUT }}+150 \mathrm{mV}<\mathrm{V}_{\text {IN3 }}$ and $\mathrm{V}_{\text {IN3 }}=1.95 \mathrm{~V}$ to 4.5 V , LDO4: $\mathrm{V}_{\text {OUT }}+150 \mathrm{mV}<\mathrm{V}_{\text {IN } 4}$ and $\mathrm{V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to 4.5 V | 300 |  |  | mA |

## FAN53880

Table 6. ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum values are at $\mathrm{AV}_{\text {IN }}=P \mathrm{~V}_{\text {IN }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{PV}_{\text {IN }}>\mathrm{V}_{\mathrm{BUCK}}+350 \mathrm{mV}$ and $\mathrm{PV}_{\text {IN }}<\mathrm{V}_{\mathrm{BST}}-250 \mathrm{mV}, \mathrm{V}_{\text {IN12 }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{LDO} 1 / 2}+300 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}>\mathrm{V}_{\mathrm{LDO3} / 4}+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}, \mathrm{V}_{\text {LDO2 }}, \mathrm{V}_{\text {LDO3 }}$ and $\mathrm{V}_{\text {LDO4 }}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{AV}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1}$ and $\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3}$ and $\mathrm{V}_{\mathrm{LDO} 4}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT LIMIT |  |  |  |  |  |  |
| ILIM_L34 | Current Limit | $\mathrm{V}_{\text {OUT }}+500 \mathrm{mV}<\mathrm{V}_{\text {IN3 }}$ and $\mathrm{V}_{\text {IN3 }}=1.95 \mathrm{~V}$ to 4.5 V , LDO4: $\mathrm{V}_{\text {OUT }}+500 \mathrm{mV}<\mathrm{V}_{\text {IN4 }}$ and $\mathrm{V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to 4.5 V | 150 | 180 | 210 | mA |
|  |  | $\mathrm{V}_{\text {OUT }}+500 \mathrm{mV}<\mathrm{V}_{\text {IN3 }}$ and $\mathrm{V}_{\text {IN3 }}=1.95 \mathrm{~V}$ to 4.5 V , LDO4: $\mathrm{V}_{\text {OUT }}+500 \mathrm{mV}<\mathrm{V}_{\text {IN } 4}$ and $\mathrm{V}_{\text {IN4 }}=1.95 \mathrm{~V}$ to 4.5 V | 360 | 420 | 480 | mA |
| $\mathrm{R}_{\text {L34_DCHG }}$ | Output Discharge Resistance |  | 80 | 100 | 120 | $\Omega$ |

OUTPUT PROTECTION

| OVPL34_RS | Rising Over Voltage Output Threshold | $\mathrm{V}_{\text {AVIN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN3/4 }}=1.95 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ | Vtarget $\times 1.17$ | Vtarget $\times 1.2$ | $\begin{array}{\|c\|} \hline \text { Vtarget } \\ \times 1.23 \\ \hline \end{array}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OVPL34_FL | Falling Over Voltage Output Threshold | $\mathrm{V}_{\text {AVIN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN3/4 }}=1.95 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ | Vtarget x 1.07 | Vtarget $\times 1.1$ | Vtarget <br> $\times 1.12$ | V |
| UVPL34_FL | Falling Under Voltage Output Threshold | $\mathrm{V}_{\text {AVIN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN3/4 }}=1.95 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ | Vtarget x 0.77 | Vtarget $\times 0.80$ | Vtarget $\text { x } 0.82$ | V |
| UVPL34_RS | Rising Under Voltage Output Threshold | $\mathrm{V}_{\text {AVIN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN } 3 / 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ | Vtarget $\times 0.88$ | Vtarget <br> $\times 0.90$ | Vtarget <br> $\times 0.93$ | V |
| OVP L34_TMR $^{\text {a }}$ | Over Voltage Output Protection Timer | $\mathrm{V}_{\text {OUT Target }}=1.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}$ held at 2.25 V , INTB ${ }^{-1}$ oing high trigger | 32 | 40 | 56 | $\mu \mathrm{S}$ |
| UVP L34_TMR $^{\text {a }}$ | Under Voltage Output Protection Timer | $\mathrm{V}_{\text {OUT }}$ Target $=1.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}$ held at 1.35 V , Time fo Output Disabled | 32 | 40 | 56 | $\mu \mathrm{S}$ |

## I/O LEVELS

| $\mathrm{V}_{\text {IL }}$ | HWEN Logic Low threshold |  |  |  | 0.35 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | HWEN Logic High threshold |  | 1.2 |  | $\mathrm{V}_{\mathrm{IN}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | BSTEN Logic Low threshold |  |  |  | 0.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | BSTEN Logic High threshold | $\mathrm{AV}_{\text {IN }}=4.5 \mathrm{~V}$; | 1.05 |  | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{R}_{\mathrm{PD}}$ | HWEN and BSTEN Input Resistance | $\mathrm{V}_{\mathrm{IN}}=$ High or Low | 1 | 4.4 |  | $\mathrm{M} \Omega$ |
| $\mathrm{V}_{\text {OL_INTB }}$ | INTB | Isink $=5 \mathrm{~mA}$ |  |  | 0.3 | V |
| $\mathrm{I}_{\text {INTB }}$ |  | $\mathrm{V}_{\text {INTB }}=5.5 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{A}$ |

IQ CONDITIONS

| $\mathrm{I}_{\text {Q AVIN_SD }}$ | Shutdown Supply Current | Total current on $\mathrm{AV}_{\text {IN }}$ when $\mathrm{AV}_{\text {IN }}=5.0 \mathrm{~V}$ and all $x x x$ EN bits $=0, x x x$ SEQ bits $=000, \mathrm{HWEN}=\mathrm{BSTEN}=\mathrm{SD} \mathrm{A}=\mathrm{SCL}=$ Low |  |  | 5 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {Q PVIN_SD }}$ |  | Total current on $\mathrm{PV}_{\text {IN }}$ when $\mathrm{PV}_{\text {IN }}=5.0 \mathrm{~V}$ and all $x x x$ EN bits $=0, x x x$ SEQ bits $=000$, HWEN $=$ BSTEN $=$ SDA $=$ SCL $=$ Low |  |  | 1.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q} \text { VIN12_SD }}$ |  | Total current on $\mathrm{V}_{\text {IN12 }}$ when $\mathrm{V}_{\text {IN12 }}=5.0 \mathrm{~V}$ and all xxx EN bits $=0, \mathrm{xxx}$ SEQ bits $=000$, HWEN $=$ BSTEN $=$ SDA $=$ SCL $=$ Low |  |  | 1.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q} \text { VIN3_SD }}$ |  | Total current on $\mathrm{V}_{\mathrm{IN} 3}$ when $\mathrm{V}_{\mathrm{IN} 3}=5.0 \mathrm{~V}$ and all xxx EN bits $=0, \mathrm{xxx}$ SEQ bits $=000$, HWEN $=$ BSTEN $=$ SDA $=$ SCL $=$ Low |  |  | 1.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Q VIN4_SD }}$ |  | Total current on $\mathrm{V}_{\text {IN4 }}$ when $\mathrm{V}_{\mathrm{IN} 4}=5.0 \mathrm{~V}$ and all $x x x$ EN bits $=0, \mathrm{xxx}$ SEQ bits $=000, \mathrm{HWEN}=\mathrm{BSTEN}=\mathrm{SD} \mathrm{A}=\mathrm{SCL}=$ Low |  |  | 1.5 | $\mu \mathrm{A}$ |

## FAN53880

Table 6. ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum values are at $\mathrm{AV}_{\mathrm{IN}}=P \mathrm{~V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{PV}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{BUCK}}+350 \mathrm{mV}$ and $\mathrm{PV}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{BST}}-250 \mathrm{mV}, \mathrm{V}_{\text {IN12 }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{LDO} 1 / 2}+300 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}>\mathrm{V}_{\mathrm{LDO3} / 4}+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO1}}, \mathrm{~V}_{\mathrm{LDO}}, \mathrm{V}_{\mathrm{LDO}}$ and $\mathrm{V}_{\mathrm{LDO4}}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{AV}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1}$ and $\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}$ and $\mathrm{V}_{\mathrm{LDO4}}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{Q}}$ STBY | Standby Supply Current | Total current on $\mathrm{PV}_{\mathrm{IN}}, \mathrm{AV}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN} 12}, \mathrm{~V}_{\mathrm{IN} 3}$ and $\mathrm{V}_{\text {IN4 }}$ when $=5.0 \mathrm{~V}$ and all xxx EN bits $=1$ (Except BST_EN), xxx_SEQ bits $=000$, $A V_{\text {IN }}=P V_{\text {IN }}=V \bar{W} W E N=\bar{V}_{\text {BSTEN }}$. LDO1-4 on, Buck on, Boost on |  | 165 | 190 | $\mu \mathrm{A}$ |
| ISLP | Sleep Supply Current | Total current on $\mathrm{PV}_{\mathrm{IN}}, \mathrm{AV}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN} 12}, \mathrm{~V}_{\mathrm{IN} 3}$ and $\mathrm{V}_{\text {IN4 }}$ when $=5.0 \vee$ and all $\times \times x$ EN bits $=0, x x \mathrm{x}$ SEQ bits $=000, A V_{I N}=P \bar{V}_{I N}=$ VHWEN, BSTEN = Low. LDO1-4 off, Buck off, Boost off, No I2C activity |  | 12 | 20 | $\mu \mathrm{A}$ |

${ }^{1}{ }^{2} \mathrm{C}$ Timing and Performance ${ }^{\dagger}$

| VIL | SDA and SCL Logic Low threshold |  | -0.5 | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | SDA and SCL Logic High threshold |  | 1.2 | 5.5 | V |
| VoL | SDA Logic Low Output | 3 mA Sink |  | 0.4 | V |
| l OL | SDA Sink Current |  | 20 |  | mA |
| fSCL | SCL Clock Frequency | Fast Mode Plus |  | 1000 | kHz |
| tBUF | Bus-Free Time Between STOP and START Conditions | Fast Mode Plus | 0.5 |  | $\mu \mathrm{S}$ |
| tHD;STA | START or Repeated START Hold Time | Fast Mode Plus | 260 |  | ns |
| tLOW | SCL LOW Period | Fast Mode Plus | 0.5 |  | us |
| tHIGH | SCL HIGH Period | Fast Mode-Plus | 260 |  | ns |
| tSU;STA | Repeated START Setup Time | Fast Mode-Plus | 260 |  | ns |
| tHD;DAT | Data Hold Time | Fast Mode Plus | 0 |  | ns |
| tSU;DAT | Data Setup Time | Fast Mode Plus | 50 |  | ns |
| tVD;DAT | Data Valid Time | Fast Mode Plus |  | 450 | ns |
| tVD;ACK | Data Valid Acknowledge Time | Fast Mode Plus |  | 450 | ns |
| tR | SDA and SCL Rise Time | Fast Mode Plus |  | 120 | ns |
| tF | SDA and SCL Fall Time | Fast Mode Plus, VDD $=1.8 \mathrm{~V}$ | 6.55 | 120 | ns |
| tSU;STO | Stop Condition Setup Time | Fast Mode Plus | 260 |  | ns |
| Ci | SDA and SCL Input Capacitance |  |  | 10 | pF |
| Cb | Capacitive Load for SDA and SCL |  |  | 550 | pF |
| ${ }_{\text {t }}$ SP | Pulse width of spikes which must be suppressed by input filter | SCL, SDA only | 0 | 50 | ns |

Notes: Refer to Typical Characteristics waveforms/graphs for closed loop data and variation with input supply and temperature. Electrical specifications reflects open loop steady state data. System specifications reflects both steady state and dynamic close loop data associated with the recommended external components.

Guarantee Levels:
$\dagger_{\text {_ Guaranteed by Design Only. Not Characterized or Production Tested. }}^{\text {I }}$

## FAN53880

## Table 7. SYSTEM CHARACTERISTICS

System Specifications are guaranteed by design and are not production tested. They reflect closed loop performance using the
Recommended Layout and External Components. Minimum and Maximum values are at $\mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to 5.5 V \& $\mathrm{PV}_{\text {IN }}>\mathrm{V}_{\mathrm{BUCK}}+$
 $+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO1}}, \mathrm{~V}_{\text {LDO2 }}, \mathrm{V}_{\mathrm{LDO} 3}$ and $\mathrm{V}_{\mathrm{LDO4}}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}=\mathrm{V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} 1}=\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3}=\mathrm{V}_{\mathrm{LDO}}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SOFT START |  |  |  |  |  |  |
| TSS BK | Soft-Start | Time from enabling to $95 \%$ of $\mathrm{V}_{\text {OUT }}$ Target of 1.1 V , IOUT $=300 \mathrm{~mA}$ and 1.2 A, Auto Mode, Cout $=$ $10 \mathrm{uF}, \mathrm{PV}_{\text {IN }}=3.0 \mathrm{~V}$ to 4.4 V |  | 300 | 480 | $\mu \mathrm{s}$ |

## RIPPLE

| $V_{\text {BK PFM_RPL }}$ | Output Ripple | Iout $=20 \mathrm{~mA}$, PFM Mode | 30 | 40 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BK PWM R }}$ RL |  | IOUT $=200 \mathrm{~mA}$, PWM Mode |  | 10 | mV |

REGULATION \& TRANSIENT

| REG $_{\text {BK_LOAD }}$ | Load Regulation | IOUT $=1 \mathrm{~mA}$ to $1200 \mathrm{~mA}, \mathrm{PWM}$ Mode | -1.5 |  | 1.5 | $\%$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| REG $_{\text {BK_LINE }}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ to $4.4 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, 300 \mathrm{~mA}$, and <br> $1200 \mathrm{~mA}, \mathrm{PWM}$ Mode | -0.5 |  | 0.5 | $\%$ |
| $\mathrm{~V}_{\text {BK TR_LD }}$ | Load Transient | IOUT $=240 \mathrm{~mA}<->960 \mathrm{~mA}, \mathrm{~T}_{R}=\mathrm{T}_{\mathrm{F}}=1 \mathrm{us}$, <br> $V_{\text {OUT }}=1.1 \mathrm{~V}, \mathrm{PV}$ IN $=3.8 \mathrm{~V}$, Auto Mode,, <br> Trecovery $<10$ us |  |  | $\pm 70$ | mV |

## Iout MAX

| $1 \mathrm{O}_{\text {MAX_BK }}$ | Iout Max |  | 1200 |  |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EFFICIENCY |  |  |  |  |  |  |
| $\mathrm{EFF}_{B K}$ | Efficiency | $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=2.85 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$ | 92 |  |  | \% |
|  |  | $\mathrm{l}_{\text {OUT }}=600 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=2.85 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$ | 93 |  |  | \% |
|  |  | $\mathrm{l}_{\text {OUT }}=1.2 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=2.85 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$ | 90 |  |  | \% |
|  |  | $\begin{aligned} & \mathrm{l}_{\mathrm{OUT}}=200 \mathrm{~mA} \text { to } 600 \mathrm{~mA}, \mathrm{~V}_{\mathrm{OUT}}=1.1 \mathrm{~V}, \mathrm{PV}_{\mathrm{IN}}= \\ & 3.8 \mathrm{~V} \end{aligned}$ | 85 |  |  | \% |
|  |  | IoUT $=10 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$ | 84 |  |  | \% |
|  |  | IOUT $=600 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$ | 85 |  |  | \% |
|  |  | $\mathrm{l}_{\text {OUT }}=1.2 \mathrm{~A}, \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$ | 77 |  |  | \% |

## SOFT START

| TLIN_BST | Soft Start Input Linear Current Limit |  | 450 | 700 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TSS_BST | Soft-Start | Time from enabling to $90 \%$ of $\mathrm{V}_{\text {OUT }}$ Target, $\mathrm{I}_{\mathrm{OUT}}=100 \mathrm{~mA}$ | 280 | 580 | $\mu \mathrm{s}$ |
| TSS BST_PS |  | $P V_{\text {IN }}=3.8 \mathrm{~V}$, BST_MODE bit $=1, \mathrm{~V}_{\text {OUT }}=P \mathrm{~V}_{\text {IN }}$ (Start up into Forced Pass-Through Mode) | 190 | 580 | $\mu \mathrm{s}$ |

RIPPLE

| VBST PFM_RPL | Output Ripple | $\mathrm{l}_{\text {OUT }}=10 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{PV}$ IN $=3.8 \mathrm{~V}$ | 40 | 80 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {BST PWM_RPL }}$ |  | Iout $=500 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$ | 20 | 40 | mV |

## REGULATION \& TRANSIENT

| REG ${ }_{\text {BST_LD }}$ | Load Regulation | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\left\langle->1 \mathrm{~A}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}\right.$ | -1.5 | +1.5 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REG ${ }_{\text {BST_LN }}$ | Line Regulation | PV IN $=3.0 \mathrm{~V}\langle->4.4 \mathrm{~V}$, lout $=50 \mathrm{~mA}$ and 1 A | -0.5 | +0.5 | \% |
| $V_{\text {BST TR_LD }}$ | Load Transient | Iout $=200 \mathrm{~mA}\left\langle->800 \mathrm{~mA}, \mathrm{~T}_{\mathrm{R}}=\mathrm{T}_{\mathrm{F}}=2 \mathrm{us}\right.$, $\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}, \mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}$, Trecovery $<10$ us |  | $\pm 150$ | mV |

## Iout MAX

| $\mathrm{I}_{\text {O_bst }}$ | IOUT Max |  | 1000 |  |  | mA |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

## FAN53880

Table 7. SYSTEM CHARACTERISTICS (continued)
System Specifications are guaranteed by design and are not production tested. They reflect closed loop performance using the
Recommended Layout and External Components. Minimum and Maximum values are at $\mathrm{AV}_{I N}=\mathrm{PV}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to 5.5 V \& $\mathrm{PV}_{\text {IN }}>\mathrm{V}_{\mathrm{BUCK}}+$ 350 mV and $\mathrm{PV} \mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{BST}}-250 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 12}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{LDO} 1 / 2}+300 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \mathrm{~V}_{\mathrm{IN} 3}, \mathrm{~V}_{\mathrm{IN} 4}>\mathrm{V}_{\mathrm{LDO} / 4}$ $+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1}, \mathrm{~V}_{\mathrm{LDO} 2}, \mathrm{~V}_{\mathrm{LDO}}$ and $\mathrm{V}_{\mathrm{LDO} 4}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{I N}=\mathrm{V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}=\mathrm{V}_{I N 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} 1}=\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3}=\mathrm{V}_{\mathrm{LDO}}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EFFICIENCY |  |  |  |  |  |  |
| $\mathrm{EFF}_{\text {BST }}$ | Efficiency | PV IN $=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | 88 |  |  | \% |
|  |  | $\mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=600 \mathrm{~mA}$ | 94 |  |  | \% |
|  |  | $\mathrm{PV}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}$ | 93 |  |  | \% |
| LDO1/2 SOFT START |  |  |  |  |  |  |
| TSS_LDO12 | Startup Time | Time from enabling to $90 \%$ of $\mathrm{V}_{\text {OUT }}\left(2.8 \mathrm{~V}\right.$ ), $\mathrm{I}_{\text {OUT }}=$ $10 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=14.7 \mathrm{uF}$ |  | 100 | 150 | $\mu \mathrm{s}$ |
| PSRR \& NOISE |  |  |  |  |  |  |
| $\mathrm{PSRR}_{\text {L12 }} 1 \mathrm{KHZ}$ | Power Supply Rejection Ratio | $\mathrm{V}_{\text {IN12 }}=3.4 \mathrm{~V} \text {, } \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~F}=1 \mathrm{kHz}, \mathrm{C}_{\text {OUT }}=$ $2.2 \mathrm{uF}, \mathrm{I}_{\mathrm{BUCK}}=1.2 \mathrm{~A}, \mathrm{I}_{\mathrm{BST}}=1 \mathrm{~A}$ |  | 70 |  | dB |
| PSRR ${ }_{\text {L12 }} 100 \mathrm{KHZ}$ |  | $\mathrm{V}_{\text {IN12 }}=3.4 \mathrm{~V}$, IOUT $=100 \mathrm{~mA}, \mathrm{~F}=100 \mathrm{kHz}, \mathrm{C}_{\text {OUT }}=$ $2.2 \mathrm{uF}, \mathrm{I}_{\mathrm{BUCK}}=1.2 \mathrm{~A}, \mathrm{I}_{\mathrm{BST}}=1 \mathrm{~A}$ |  | 45 |  | dB |
| $\mathrm{V}_{\text {N_L12 }}$ | LDO1/2 Output Noise | $\mathrm{V}_{\text {IN12 }}=3.4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ and $2.8 \mathrm{~V}, \mathrm{~F}=100 \mathrm{~Hz}$ to 100 kHz , $\mathrm{l}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=2.2 \mathrm{uF}$ |  | 35 | 60 | uVrms |

REGULATION \& TRANSIENT PERFORMANCE

| REG ${ }_{\text {L12_LD }}$ | LDO Load Regulation | $\mathrm{l}_{\text {OUT }}=100 \mathrm{uA}$ to $300 \mathrm{~mA}, \mathrm{AV}_{\text {IN }}=\mathrm{V}_{\text {IN12 }}=3.8 \mathrm{~V}$ | -0.5 | +0.5 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REGG12_LN | LDO Line Regulation | $\mathrm{AV}_{\text {IN }}=\mathrm{V}_{\text {IN12 }}=3.1 \mathrm{~V}$ to 4.4 V and $\mathrm{AV}_{\text {IN }} / \mathrm{V}_{\text {IN12 }}>$ <br> $\mathrm{V}_{\text {OUT }}+300 \mathrm{mV}$, IOUT $=50 \mathrm{~mA}$ and 300 mA | -0.5 | +0.5 | \% |
| $V_{\text {L12 TR_LD }}$ | LDO Load Transient | IOUT $=1 \mathrm{~mA}$ <-> $100 \mathrm{~mA}, 150 \mathrm{~mA} / \mathrm{us}$ |  | $\pm 50$ | mV |

SHORT CIRCUIT

| $T_{\text {L12 SC_DEB }}$ | Short Circuit Debounce <br> Timer |  | 40 |  | $\mu \mathrm{~s}$ |
| :---: | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~T}_{\text {L12 SC_RST }}$ | Period from Short Circuit <br> Shutdown to Restart |  |  | 20 |  |

LDO3/4 SOFT START

| TSS_L34 | Soft Start Time | Time from enabling to $90 \%$ of $\mathrm{V}_{\text {OUT }}(1.8 \mathrm{~V})$, I IUT $=$ <br> $10 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=14.7 \mathrm{uF}$ | 80 | 150 | $\mu \mathrm{~S}$ |
| :---: | :--- | :--- | :--- | :--- | :--- |

## PSRR \& NOISE

| PSRR $_{\text {L34 }}$ | Power Supply Rejection Ratio | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~F}=1 \mathrm{kHz}, \mathrm{~V}_{\text {IN3/4 }}=1.95 \mathrm{~V}, \\ & \mathrm{C}_{\text {OUT }}=2.2 \mathrm{uF}, \mathrm{I}_{\text {BUCK }}=1.2 \mathrm{~A}, \mathrm{I}_{\text {BST }}=1 \mathrm{~A} \end{aligned}$ | 60 |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~F}=10 \mathrm{kHz}, \mathrm{~V}_{\mathrm{IN}_{3 / 4}}=1.95 \mathrm{~V}, \\ & \mathrm{C}_{\text {OUT }}=2.2 \mathrm{uF}, \mathrm{I}_{\text {BUCK }}=1.2 \mathrm{~A}, \mathrm{I}_{\mathrm{BST}}=1 \mathrm{~A} \end{aligned}$ | 45 |  | dB |
| $\mathrm{V}_{\text {N_L34 }}$ | LDO3/4 Output Noise | $\mathrm{V}_{\text {IN3/4 }}=1.95 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~F}=100 \mathrm{~Hz}$ to $100 \mathrm{kHz}, \mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=2.2 \mathrm{uF}$ | 25 | 60 | uVrms |

## REGULATION \& TRANSIENT PERFORMANCE

| REG ${ }_{\text {L34_LD }}$ | LDO Load Regulation | $\begin{aligned} & \text { lout }=100 \mathrm{uA} \text { to } 300 \mathrm{~mA}, \mathrm{AV}_{\text {IN }}=\mathrm{V}_{\text {IN } 3 / 4}=3.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \end{aligned}$ | -0.5 | +0.5 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REG ${ }_{\text {L34_LN }}$ | LDO Line Regulation | $\begin{aligned} & \mathrm{AV}_{\mathrm{INN}=\mathrm{V}_{\mathrm{IN} 3 / 4}=3.0 \mathrm{~V} \text { to } 4.4 \mathrm{~V} \text { and } \mathrm{AV}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN} 3 / 4}>} \mathrm{V}_{\text {OUT }}+150 \mathrm{mV}, \mathrm{I}_{\mathrm{OUT}}=50 \mathrm{~mA} \text { and } 300 \mathrm{~mA} \end{aligned}$ | -0.5 | +0.5 | \% |
| $V_{\text {L34 TR_LD }}$ | LDO Load Transient | IOUT $=1 \mathrm{~mA}$ <-> $100 \mathrm{~mA}, 150 \mathrm{~mA} / \mathrm{us}$ |  | $\pm 50$ | mV |

Table 7. SYSTEM CHARACTERISTICS (continued)
System Specifications are guaranteed by design and are not production tested. They reflect closed loop performance using the
Recommended Layout and External Components. Minimum and Maximum values are at $\mathrm{AV}_{I N}=P V_{I N}=2.5 \mathrm{~V}$ to 5.5 V \& $\mathrm{PV}_{\text {IN }}>\mathrm{V}_{\mathrm{BUCK}}+$
 $+150 \mathrm{mV}, \mathrm{V}_{\mathrm{BUCK}}=0.6 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=3.0 \mathrm{~V}$ to $5.7 \mathrm{~V}, \mathrm{~V}_{\text {LDO1 }}, \mathrm{V}_{\text {LDO2 }}, \mathrm{V}_{\text {LDO3 }}$ and $\mathrm{V}_{\text {LDO4 }}=0.8 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN} 12}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 3}=\mathrm{V}_{\mathrm{IN} 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} 1}=\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3}=\mathrm{V}_{\mathrm{LDO}}=1.8 \mathrm{~V}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| SHORT CIRCUIT |  |  |  |  |  |  |
| TL34 SC_DEB | Short Circuit Debouncer <br> Timer |  | 40 |  | $\mu \mathrm{~s}$ |  |
| TL34 SC_RST | Period from Short Circuit <br> Shutdown to Restart |  | 20 |  | ms |  |

THERMAL PROTECTION

| $\mathrm{T}_{\text {WRN }}$ | Thermal Warning |  | 115 | 125 | 135 | ${ }^{\circ} \mathrm{C}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown |  | 130 | 140 | 150 | ${ }^{\circ} \mathrm{C}$ |

## TYPICAL CHARACTERISTICS

Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{IN}}=\mathrm{PV}_{\text {IN }}=\mathrm{V}_{\text {IN12 }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN3 }}=\mathrm{V}_{\text {IN } 4}=1.95 \mathrm{~V}, \mathrm{~V}_{\text {BUCK }}=1.1 \mathrm{~V}$, $\mathrm{V}_{\mathrm{BST}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=\mathrm{V}_{\mathrm{LDO} 2}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=\mathrm{V}_{\mathrm{LDO4}}=1.8 \mathrm{~V}$, Recommended Layout and External Components.


Figure 4. Buck Efficiency vs. Load Current and Input Voltage, $\mathrm{V}_{\text {Out }}=\mathbf{1 . 1} \mathrm{V}$, Auto Mode


Figure 6. Boost Efficiency vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}$, Auto Mode


Figure 8. Buck Output Regulation vs. Load Current and Input Voltage, Vout $=2.85 \mathrm{~V}$, Auto Mode


Figure 5. Buck Efficiency vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=2.85 \mathrm{~V}$, Auto Mode


Figure 7. Buck Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=1.1 \mathrm{~V}$, Auto Mode


Figure 9. Boost Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}$, Auto Mode


Figure 10. LDO1/2 Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\mathrm{OUT}}=2.8 \mathrm{~V}$, Auto Mode


Figure 12. Buck Output Ripple in PFM Mode,
$\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$


Figure 14. Boost Output Ripple in PFM Mode, $\mathrm{V}_{\mathrm{IN}}=$ $3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$, Auto Mode


Figure 11. LDO3/4 Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, Auto Mode


Figure 13. Buck Output Ripple in PWM Mode, $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.1 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}$


Figure 15. Boost Output Ripple in PWM Mode, $\mathrm{V}_{\mathrm{IN}}=$ $3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$, I OUT $=500 \mathrm{~mA}$, Auto Mode


Figure 16. Buck Load Transient, $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=$ $1.1 \mathrm{~V}, 240 \mathrm{~mA} \Leftrightarrow 960 \mathrm{~mA}, 1 \mu \mathrm{~s}$ Edge, Auto Mode


Figure 18. LDO1/2 Load Transient, $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=2.85 \mathrm{~V}, 1 \mathrm{~mA} \Leftrightarrow 150 \mathrm{~mA}, 1 \mu \mathrm{~s}$ Edge


Figure 20. Buck Start-up, $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.1 \mathrm{~V}$, 300 mA Resistive Load, Auto Mode


Figure 17. Boost Load Transient, $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=$ 5.0 V, $200 \mathrm{~mA} \Leftrightarrow 800 \mathrm{~mA}, 2 \mu \mathrm{~s}$ Edge, Auto Mode


Figure 19. LDO3/4 Load Transient, $\mathrm{V}_{\mathrm{IN}}=1.95 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, 1 \mathrm{~mA} \Leftrightarrow 150 \mathrm{~mA}, 1 \mu \mathrm{~s}$ Edge


Figure 21. Boost Start-up, $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V}$, 100 mA Resistive Load, Auto Mode


Figure 22. LDO1/2 Start-up, $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$, No Load


Figure 24. LDO1/2 PSRR vs. Frequency, 100 mA Load


Figure 26. LDO1/2 Output Noise Voltage vs. Frequency, 100 mA Load


Figure 23. LDO3/4 Start-up, $\mathrm{V}_{\mathrm{IN}}=1.95 \mathrm{~V}$,
$\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$, No Load


Figure 25. LDO3/4 PSRR vs. Frequency, 100 mA Load


Figure 27. LDO3/4 Output Noise Voltage vs.
Frequency, 100 mA Load

## FUNCTIONAL SPECIFICATIONS

## Device Operation

Overview
The FAN53880 is a Mini-PMIC containing:

- One $2.5 \mathrm{MHz}, 1200 \mathrm{~mA}$ Buck converter
- One $2.5 \mathrm{MHz}, 1000 \mathrm{~mA}$ Boost converter
- Four 300 mA low noise LDOs

Each converter can be individually enabled/disabled through I2C communication. The Boost converter also has an enable pin, BSTEN. A configurable sequencer is
available for power-up and power-down of the Buck and LDOs.

Many of the ICs protection mechanisms have programmable thresholds. For fault handling, a dedicated interrupt pin, mask-able interrupt bits, and real time status bits are provided.

The Buck and Boost allow the use of small inductors and capacitors for a small overall solution size.

Refer to the figure below for an additional overview of the FAN53880 operation.

FAN53880


Figure 28. Start-up and Shut Down Flow Chart

## Power Supplies

All converters use $\mathrm{AV}_{\text {IN }}$ to power their analog and control circuitry.

The Buck and Boost use $\mathrm{PV}_{\text {IN }}$ as their power source. $\mathrm{PV}_{\text {IN }}$ must remain within 25 mV of $\mathrm{AV}_{\text {IN }}$ for proper device operation (it's recommended to locally connect PVIN to AVIN). Because of this, the term APV IN may instead be used throughout this datasheet.

LDO1 and LDO2 use $\mathrm{V}_{\text {IN12 }}$, LDO3 uses $\mathrm{V}_{\text {IN3 }}$ and LDO4 uses $\mathrm{V}_{\text {IN4 }}$ to power their outputs. These power supplies have independent UVLO thresholds with dedicated interrupts and status bits.

See Table 8 for details.

Table 8. CONVERTER DEPENDENCY OFF POWER INPUTS

| Converter | $\mathbf{A V}_{\mathbf{I N}}$ | $\mathbf{P V}_{\mathbf{I N}}$ | $\mathbf{V}_{\mathbf{I N} \mathbf{1 2}}$ | $\mathbf{V}_{\mathbf{I N} \mathbf{3}}$ | $\mathbf{V}_{\mathbf{I N} 4}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| BUCK | X | X |  |  |  |
| BOOST | X | X |  |  |  |
| LDO1/LDO2 | X |  | X |  |  |
| LDO3 | X |  |  | X |  |
| LDO4 | X |  |  |  | X |

## POR

When a rising $\mathrm{AV}_{\text {IN }}$ reaches $\sim 2 \mathrm{~V}$ a POR occurs where registers reset and are readable through I2C.

See Table 9 for details.

Table 9. PMIC OPERATION IN APVIN UVLO

| $\mathrm{AV}_{\text {IN }}$ State | HWEN or BSTEN = High | Results | After $\mathrm{AV}_{\text {IN }}>$ UVLO |
| :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\text {IN }}<\mathrm{V}_{\text {POR }}$ | No | (1) | (4) |
| $\mathrm{V}_{\text {POR }}<\mathrm{AV}_{\text {IN }}<$ UVLO | No | (2) | (5) |
| $\mathrm{AV}_{\text {IN }}<\mathrm{V}_{\text {POR }}$ | Yes | (1) | (4) |
| $\mathrm{V}_{\text {POR }}<\mathrm{AV}_{\text {IN }}<$ UVLO | Yes | (3) | (6) |

1. Device in shutdown, I2C registers not reliable
2. Band Gap off, I2C registers readable
3. Band Gap on, I2C registers readable
4. All registers set to their default values
5. Registers retain value prior to the fault and begin a start up after HWEN or BSTEN are high
6. Registers retain value prior to fault and do an automatic restart

## UVLO Rising

When rising $\mathrm{AV}_{\text {IN }}$ reaches $\mathrm{V}_{\text {VIN_UVLO_RISE }}$ the ICs internal circuitry is operable and an interrupt is generated. The part will be in a Sleep state if HWEN=BSTEN=LOW.

## UVLO Falling

When falling $\mathrm{AV}_{\text {IN }}$ reaches $\mathrm{V}_{\text {VIN_UVLO_fall }}$ a Chip Fault occurs, all converters are suspended, an interrupt generated, and related Status bits set. Registers will not reset to default values unless $\mathrm{AV}_{\text {IN }}$ falls below POR ( $\sim 2 \mathrm{~V}$ ).

## Control Pins and Enable Bits

There are two control pins, HWEN and BSTEN.
When HWEN=HIGH, the ICs internal circuitry turns on in Standby state where converters can be enabled through I2C, assuming their related power supplies are above their UVLO thresholds (refer to the Electrical Characteristics table).

Each converter has an independent enable bit, XXX_EN.
The BSTEN pin is a hardware enable option for the Boost and its basic control circuits. BSTEN functions independent of HWEN.

## Enable Auto-Sequencing

A programmable sequencer is available for controlling power-up and power-down timing of the Buck and LDOs.

There are 7 time slots available and the sequencing speed (period per slot) is programmable. The FAN53880 sequences through time slots 001 to 111 during power up, and from 111 to 001 during power down when initiated with the SEQ_CONTROL bits.

When a converter is added into a sequence slot, it can no longer be enabled using the XXX_EN bits.

If a converter faults during a start-up sequence, the other converters will be started in their assigned time slot and the faulted converter will not attempt to re-enable. An interrupt is generated to inform the host of the fault and a status bit is set.

The two tables below summarize control pin, register bit, and sequence combinations.

Table 10. BUCK AND LDO ENABLE/DISABLE CONTROLS

| Buck and LDO Control |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| HWEN | XXX_SEQ | XXX_EN | SEQ_CONTROL <br> Dependent | On/Off |
| Low | 000 | 0 | No | Off |
| High | 000 | 0 | No | Off |
| Low | $>000$ | 0 | No | Off |
| High | $>000$ | 0 | Yes | CNTL |
| Low | 000 | 1 | No | Off |
| High | 000 | 1 | No | On |
| Low | $>000$ | 1 | No | Off |
| High | $>000$ | 1 | Yes | CNTL |

NOTE: CNTL indicates that the state of the output will be dependent on the setting of the SEQ_CONTROL bits. When HWEN is high, SEQ_CONTRO$L=01$ will enable any outputs based on their XXX_SEQ $>000$.

Table 11. BOOST ENABLE/DISABLE CONTROLS

| Boost Control |  |  |  |
| :---: | :---: | :---: | :---: |
| HWEN | BSTEN | BST_ENx | On/Off |
| Low | Low | 0 | Off |
| High | Low | 0 | Off |
| Low | High | 0 | On |
| High | High | 0 | On |
| Low | Low | 1 | Off |
| High | Low | 1 | On |
| Low | High | 1 | On |
| High | High | 1 | On |

NOTE: The Boost Control table above shows that the Boost operation requires either BSTEN to be high or a combination of HWEN high and one of the enable bits in register $0 \times 0 \mathrm{~A}$ needs to be set to 1 .

## Fault Protection

## Fault Protection Overview

Each fault described below has a dedicated interrupt and status bit.
The FAN53880 has two levels of fault protection:

- Chip Faults
(TSD, APV ${ }_{\text {IN }}$ UVLO)
The protection suspends or shuts off all enabled converters. Recovery behavior depends on the FLT_SD_B bit setting.
- Converter Faults
(UVP, OVP, IPK, Short Circuit, $V_{\text {IN12 }} V_{\text {IN3 }} / V_{\text {IN4 }}$ UVLO)

These protections allow the converter to remain enabled or suspends or shuts off the faulted converter, but doesn't affect operation of non-related converters. The specific fault behavior depends on the FLT_SD_B bit setting.

## $F L T_{-} S D_{-} B$ Bit

There are two I2C selectable fault behavior options:

- Multiple Fault Shutdown (default)

Limits repetitive starting and faulting of a converter or chip faults to 4 failures.

- Automatic Fault Recovery

No limit to repetitive starting and faulting of a converter or to number of chip faults.
NOTE: Sequencer fault behavior is independent of these protection schemes.

## Multiple Fault Shutdown

FLT_SD_B="0" (default)
If a fault occurs, the IC will:

- Suspend the converter
- Set Interrupt and Status bits
- Increment the internal 4-fault counter
- Wait 20 ms
- Re-enable the converter if XXX_EN=" 1 " or shut off the converter if XXX_SEQ="1"
- Re-enable requires another SEQ_CONTROL=" 01 " write
NOTE: UVLO and TSD faults will not re-enable the converter after 20 ms unless the fault was removed.

If any four Chip Faults occur, the IC will:

- Shut off all converters
- Reset all XXX_EN and XXX_SEQ bits to " 0 "
- Set Interrupt and Status bits, including the CHIP_SUSD Status bit, to " 1 ". This bit will only clear after both HWEN and BSTEN are set LOW

If any four Converter Faults occur, the IC will:

- Shut off that converter
- Set XXX_SUSD bit to " 1 ". This bit will only clear after that converter is successfully re-enabled
- Reset that converter's XXX_EN or XXX_SEQ bit to "0"

Re-enabling any converter after a fourth Chip Fault first requires setting the HWEN and BSTEN pins LOW. Any time HWEN and BSTEN pin is taken LOW, all fault counters are globally reset.

## FAN53880

## Automatic Fault Recovery

FLT_SD_B="1" (should only be set prior to enabling any converter).

If a fault occurs, the IC will:

- Set Interrupt and Status bits

Also:

## Chip Faults

- Suspend all converters
- Any converter with XXX_EN="1" will re-enable after the $A^{-1 N}$ UVLO or TSD fault is removed
- Any converter with XXX_SEQ="1" re-enable requires another SEQ_CONTROL="01" write


## Converter Faults

- Any converter with an OVP or UVP, or any LDO with an IPK or LDO short circuit fault will remain enabled. Otherwise suspend that converter and:
- Automatically re-enable after $\mathrm{V}_{\text {IN12/ }} \mathrm{V}_{\text {IN3 }} / \mathrm{V}_{\text {IN4 }}$ UVLO fault is removed
- Automatically re-enable 20 ms after Buck or Boost IPK fault or short circuit if XXX_EN="1", or remain off until another SEQ_CONTROL="01" write if XXX_SEQ="1"


## Thermal Management

When the die temperature rises to $\mathrm{T}_{\mathrm{WRN}}$, a Thermal Warning (TSD_WRN) interrupt is issued. Also, a Status bit will be set and remain set until the die temperature drops to a nominal value of $110^{\circ} \mathrm{C}$.

If the die temperature continues to rise above $\mathrm{T}_{\mathrm{WRN}}$, Thermal Shutdown (TSD) will occur. After the die temperature has fallen below $\mathrm{T}_{\mathrm{WRN}}$, recovery behavior depends on the FLT_SD_B bit setting. Refer to the Fault Protection section for details on Chip Faults.

## Fault Handling

Mask-able Interrupt bits, a dedicated INTB pin, and real time status bits are provided. Each converter has independent protection debounce timers.

An interrupt is generated each time a fault occurs. All bits set in the Interrupt registers must be cleared to reset the INTB pin to HIGH.

## Buck Functionality

## Startup Behavior

The Buck can be enabled by two methods if and only if the HWEN pin is high:

- Setting BUCK_EN to " 1 "
- Setting BUCK_SEQ > " 000 " and SEQ_CONTROL to "01"

The Buck has internal soft-start and starts up within $400 \mu$ s (typical) when using the recommended external components.

## Modes of Operation

During PWM operation, the Buck switches at a nominal fixed frequency of 2.5 MHz . In Automode at light load operation, the device will enter PFM mode. Instead, the Buck can be put into Forced PWM mode by setting the BUCK_MODE bit to " 1 ". Also, the FAN53880 provides a bit, BUCK_LOAD, which the user can set to apply an internal artificial load to maintain a minimum switching frequency above 20 kHz .

## Programmable Output Voltage

The Buck output voltage can be programmed via I2C in 12.5 mV steps.

## Shutdown

When the Buck is disabled, switching will cease, the output tristated, and the output will be discharged via the load or if BUCK_DIS bit $=" 1 "$, via the active discharge resistor.

## Boost Functionality

## Startup Behavior

The Boost can be enabled by two methods:

- Setting the BSTEN pin HIGH
- Setting the HWEN pin HIGH and setting any

BOOST_ENx bit to " 1 "
The Boost can startup in PFM mode or automatic pass-through mode depending on the VIN to VOUT difference. When starting in PFM mode, the part has a linear mode which limits inrush currents. Once VOUT charges up to VIN, the linear mode current limit is disabled and the regulator uses one-quarter current limit to charge the output cap to the final VOUT target value. If VOUT fails to reach $90 \%$ of the VOUT target within 1 ms , a UVP fault is declared.

## Modes of Operation

During PWM operation, the Boost switches at a nominal fixed frequency of 2.5 MHz . In Automode at light load operation, the device will enter PFM mode. Instead, the Boost can be put into Forced PWM mode by setting the BST_MODE bit to " 1 ". Also, the FAN53880 provides a bit, BST_LOAD, which the user can set to apply an internal artificial load to maintain a minimum switching frequency above 20 kHz .

In normal operation, the device automatically transitions from Boost Mode to Pass-Through Mode if
$\mathrm{V}_{\text {IN }}>$ V OUT_target -250 mV . In Pass-Through Mode, there is no switching and the device has a low impedance path between $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUT }}$.

## Programmable Output Voltage

The Boost output voltage can be programmed via I2C in 25 mV steps. When the output voltage is programmed to a lower voltage, the active pull-down is used to expedite the drop in voltage across the output capacitance.

## Shutdown

When the Boost is disabled, switching will cease, the output tristated, and the output will be discharged via the load or if BOOST_DIS bit = " 1 ", via the active discharge resistor.

## LDO Functionality

## Startup Behavior

The LDO's can be enabled by two methods if and only if the HWEN pin is high:

- Setting LDOx_EN to " 1 "
- Setting LDO_SEQ > " 000 " and SEQ_CONTROL to "01"
The Buck has internal soft-start which limits supply current to the LDOx_ILIM setting. If VOUT fails to reach UVP $_{\text {LDOxx_HyS }}$ in TSS_LDOxx, a UVP fault is declared. $^{\text {d }}$


## Programmable Output Voltage

The LDO output voltages can be programmed via I2C in 25 mV steps.

## I2C Functionality

## Introduction

The FAN53880 serial interface is compatible with the Standard-Mode, Fast-Mode, and Fast-Mode Plus I ${ }^{2} \mathrm{C}$ bus
specifications. The SCL pin is an input and the SDA pin is a bi-directional open-drain output. The IC supports single register read and write transactions as well as multiple register read transactions.

## Slave Address

The default I2C Slave Address is the Table 12 and Table 13. Other slave addresses can be accommodated upon request. Contact your ON Semiconductor representative if a different slave address is required.

Table 12. I2C SLAVE ADDRESS

| Device | Hex | Decimal | 7 bit Binary |
| :---: | :---: | :---: | :---: |
| FAN53880 | 7h35 | 53d | 0110101 |

Table 13. FAN53880 (7 BIT) SLAVE ADDRESS BYTE

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | $\mathrm{R} / \mathrm{W}$ |

$\begin{array}{ll}\text { NOTE: } & \text { READ }=1 \\ & \text { WRITE }=0\end{array}$

Timing Diagrams


Figure 29. I2C Interface Timing for Fast-Mode Plus, Fast-Mode, and Standard-Mode

Normally, data transfer occurs when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically data transitions at or after the subsequent falling edge of SCL to provide ample setup time for the next data bit to be ready before the subsequent rising edge of SCL.


Figure 30. Data Transfer Timing

The idle state of the $\mathrm{I}^{2} \mathrm{C}$ bus is SDA and SCL both in the HIGH state. A valid transaction begins with a START condition which occurs when SDA transitions from HIGH to LOW when SCL remains HIGH.


Figure 31. START Condition
A valid transaction ends with a STOP condition which occurs when SDA transitions from LOW to HIGH while SCL remains HIGH.


Figure 32. STOP Condition

A REPEATED START condition is functionally equivalent to a STOP condition followed immediately by a START condition. During a read from the IC, the master issues a REPEATED START after sending the register address and before re-sending the slave address. The REPEATED START is a HIGH to LOW transition on SDA while SCL is HIGH,


Figure 33. REPEATED START Condition

## Read and Write Transactions

The FAN53880 supports the following read and write transaction protocols.


Figure 34. Single Register Write Transaction


Figure 35. Single Register Read Transaction


Figure 36. Multiple Register Read Transaction

FAN53880
REGISTER MAPPING TABLE
Table 14. REGISTER MAPPING

|  |  |  |  |  | Read Only | Write Only | Read / Write | Read / Clear | Write / Clear |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | Name | Bit[7] | Bit[6] | Bit[5] | Bit[4] | Bit[3] | Bit[2] | Bit[1] | Bit[0] |
| 0x00 | PRODUCT ID | Product ID |  |  |  |  |  |  |  |
| 0x01 | $\begin{aligned} & \text { SILICON } \\ & \text { REV ID } \end{aligned}$ | Revision |  |  |  |  |  |  |  |
| 0x02 | BUCK | BUCK_OUT |  |  |  |  |  |  |  |
| 0x03 | BOOST | Reserved | BOOST_VOUT |  |  |  |  |  |  |
| 0x04 | LDO1 | LDO1 PASSTHRU | LDO1_VOUT |  |  |  |  |  |  |
| 0x05 | LDO2 | LDO2_PASSTHRU | LDO2_VOUT |  |  |  |  |  |  |
| 0x06 | LDO3 | LDO3_PASSTHRU | LDO3_VOUT |  |  |  |  |  |  |
| 0x07 | LDO4 | LDO4 PASSTHRU | LDO4_VOUT |  |  |  |  |  |  |
| 0x08 | IOUT | 0 | LDO4_ILIM | 0 | LDO3_ILIM | 0 | LDO2_ILIM | 0 | $\begin{array}{\|l\|l} \text { LDO1_IL- } \\ \text { IM } \end{array}$ |
| 0x09 | ENABLE | $\begin{aligned} & \text { BST_MOD- } \\ & \text { E } \end{aligned}$ | $\begin{aligned} & \hline \begin{array}{l} \text { BUCK_MO- } \\ \text { DE } \end{array} \\ & \hline \end{aligned}$ | 0 | BUCK_EN | LDO4_EN | LDO3_EN | LDO2_EN | LDO1_EN |
| 0x0A | $\begin{aligned} & \text { BOOST_E- } \\ & \text { NABLE } \end{aligned}$ | BST_EN7 | BST_EN6 | BST_EN5 | BST_EN4 | BST_EN3 | BST_EN2 | BST_EN1 | BST_ENO |
| 0x0B | $\begin{array}{\|l} \hline \text { BUCK_SE- } \\ \mathrm{Q} \end{array}$ | 0 |  |  |  |  | BUCK_SEQ |  |  |
| 0x0C | $\begin{array}{\|l} \text { LDO12_S- } \\ \text { EQ } \end{array}$ | 0 |  | LDO2_SEQ |  |  | LDO1_SEQ |  |  |
| OxOD | $\begin{aligned} & \hline \text { LDO34_S- } \\ & \text { EQ } \end{aligned}$ | 0 |  | LDO4_SEQ |  |  | LDO3_SEQ |  |  |
| 0x0E | SE-QUENCING | SEQ_SPEED |  | SEQ_CONTROL |  | SEQ_ON | SEQ_COUNT |  |  |
| 0x0F | DISCHARGE | $\begin{array}{\|l} \hline \text { BUCK_LO- } \\ \text { AD } \end{array}$ | $\begin{aligned} & \text { BOOST_L- } \\ & \text { OAD } \end{aligned}$ | LDO4_DIS | LDO3_DIS | LDO2_DIS | LDO1_DIS | $\begin{aligned} & \text { BOOST_D- } \\ & \text { IS } \end{aligned}$ | BUCK_DIS |
| 0x10 | RESET | 0 | SOFT_RESET |  |  |  | 0 |  | FLT_SD_B |
| 0x11 | INTERRUPT1 | $\begin{aligned} & \text { LDO4_OV- } \\ & \mathrm{P}_{-} \mathrm{INT}^{-} \end{aligned}$ | $\begin{aligned} & \text { LDO3_OV- } \\ & \text { P_INT } \end{aligned}$ | $\begin{aligned} & \text { LDO2_OVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO1_OVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO4_UVP } \\ & \text {-INT } \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { LDO3_UVP } \\ & \text { _INT } \end{aligned}\right.$ | $\begin{aligned} & \text { LDO2_UV- } \\ & \text { P_INT } \end{aligned}$ | $\begin{aligned} & \hline \text { LDO1_UV- } \\ & \text { P_INT } \end{aligned}$ |
| 0x12 | INTERRUPT2 | $\begin{array}{\|l} \text { BST_OVP } \\ \text { INT }^{-} \end{array}$ | $\begin{aligned} & \text { BUCK_OV- } \\ & \text { P_INT } \end{aligned}$ | $\begin{aligned} & \text { BST_UVP_I- } \\ & \text { NT } \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { BUCK_UVP } \\ & \text { _INT } \end{aligned}\right.$ | $\begin{aligned} & \text { LDO4_OCP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO3_OCP } \\ & \text { _INT } \end{aligned}$ | $\begin{array}{\|l} \text { LDO2_OC- } \\ \text { P_INT } \end{array}$ | $\begin{aligned} & \text { LDO1_OC- } \\ & \text { P_INT } \end{aligned}$ |
| 0x13 | INTERRUPT3 | $\begin{aligned} & \text { BST_IPK_I- } \\ & \text { NT } \end{aligned}$ | $\begin{array}{\|l} \hline \begin{array}{l} \text { BUCK_IPK } \\ \text { _INT } \end{array} \end{array}$ | $\begin{array}{\|l} \hline \text { APVIN_UVL- } \\ \text { O_INT } \end{array}$ | $\begin{aligned} & \text { LDO12_UVL- } \\ & \text { O_INT } \end{aligned}$ | $\begin{aligned} & \text { LDO3_UVL- } \\ & \text { O_INT } \end{aligned}$ | $\begin{array}{\|l} \hline \text { LDO4_UVL- } \\ \text { O_INT } \end{array}$ | TSD_INT | $\begin{aligned} & \hline \text { TSD_WRN } \\ & \text { _INT }^{\top} \end{aligned}$ |
| 0x14 | STATUS1 | $\begin{aligned} & \text { LDO4-OV- } \\ & \text { P_STATT } \end{aligned}$ | $\begin{aligned} & \text { LDO3_OV- } \\ & \text { P_STATT } \end{aligned}$ | $\begin{array}{\|l} \text { LDO2_OVP } \\ \text { _STAT } \end{array}$ | $\begin{aligned} & \text { LDO1_OVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{array}{\|l} \text { LDO4_UVP } \\ \text { _STAT } \end{array}$ | $\begin{aligned} & \text { LDO3_UVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{aligned} & \text { LDO2 UV- } \\ & \text { P_STĀT } \end{aligned}$ | $\begin{aligned} & \text { LDO1 UV- } \\ & \text { P_STAT } \end{aligned}$ |
| 0x15 | STATUS2 | $\begin{array}{\|l} \text { BST_OVP } \\ \text { _STAT } \end{array}$ | $\begin{aligned} & \text { BUCK OVV- } \\ & \text { P_STAT } \end{aligned}$ | $\begin{aligned} & \text { BST_UVP_- } \\ & \text { STAT̄ } \end{aligned}$ | $\begin{aligned} & \text { BUCK_UVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{aligned} & \text { LDO4_OCP } \\ & \text { _STAT } \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { LDO3_OCP } \\ & \text { _STAT } \end{aligned}\right.$ | $\begin{aligned} & \text { LDO2_OC- } \\ & \text { P_STATT } \end{aligned}$ | $\begin{aligned} & \text { LDO1_OC- } \\ & \text { P_STATT } \end{aligned}$ |
| 0x16 | STATUS3 | $\begin{aligned} & \text { BST_IPK_- } \\ & \text { STAT } \end{aligned}$ | $\begin{aligned} & \text { BUCK_IPK } \\ & \text { _STAT } \end{aligned}$ | APVIN UVLO_STAT | $\begin{aligned} & \text { LDO12 UVL- } \\ & \text { O_STAT } \end{aligned}$ | $\begin{aligned} & \text { LDO3_UVL- } \\ & \text { O_STĀT } \end{aligned}$ | $\begin{aligned} & \text { LDO4_UVL- } \\ & \text { O_STĀT } \end{aligned}$ | TSD_STAT | $\begin{aligned} & \text { TSD_WRN } \\ & \text { _STATT } \end{aligned}$ |

Table 14. REGISTER MAPPING

|  |  |  |  | Bit[7] | Bit[6] | Bit[5] | Bit[4] | Bit[3] | Bit[2] |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## REGISTER DETAILS

Table 15. REGISTER DETAILS - 0x00 PRODUCT ID

| 0x00 PRODUCT ID |  |  |  | Default = 00000001 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7:00 | Product ID | 00000001 | Read | Allows customers to identify manufacturer and version |  |
|  |  |  |  | Product ID Table |  |
|  |  |  |  | Code | Product |
|  |  |  |  | 0 | - |
|  |  |  |  | 1 | FAN53880 |
|  |  |  |  | 10 | Reserved |
|  |  |  |  | 11 | Reserved |
|  |  |  |  | 100 | Reserved |
|  |  |  |  | 101 | Reserved |
|  |  |  |  | 110 | Reserved |
|  |  |  |  | 111 | Reserved |
|  |  |  |  | 1000 | Reserved |
|  |  |  |  | 1001 | Reserved |
|  |  |  |  | 1010 | Reserved |
|  |  |  |  | 1011 | Reserved |
|  |  |  |  | 1100 | Reserved |
|  |  |  |  | 1101 | Reserved |
|  |  |  |  | 1110 | Reserved |
|  |  |  |  | 1111 | Reserved |

Table 16. REGISTER DETAILS - 0x01 SILICON REV ID

| 0x01 SILICON REV ID |  |  |  | Default = See Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7:0 | Revision | See Description | Read | Provides the silicon revision |  |
|  |  |  |  | Part Number | REG 01 [7:0] Silicon Rev ID |
|  |  |  |  | FAN53880UC001X | 00000011 |
|  |  |  |  | FAN53880UC002X | 00000100 |

Table 17. REGISTER DETAILS - 0x02 BUCK

| 0x02 BUCK |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | $\begin{gathered} \hline \text { Default } \\ \hline 00000000 \end{gathered}$ | Type <br> R/W | Description |  |  |  |
| 7:00 | BUCK_OUT | $00000000$ | R/W | Buck programming steps are 12.5 mV with a range of 0.6 to 3.3 V . Vout $=[0.0125 \times(\mathrm{d}-31)]+0.6$; Where " d " is the decimal value of the register. |  |  |  |
|  |  |  |  | Hex | $\mathrm{V}_{\text {OUT }}$ | Hex | $\mathrm{V}_{\text {OUT }}$ |
|  |  |  |  | 0 | DEFAULT | 28 | 0.7125 V |
|  |  |  |  | $01-1 \mathrm{E}$ | Reserved | 29-F6 | ........... |
|  |  |  |  | 1F | 0.6000 V | F0 | 3.2125 V |
|  |  |  |  | 20 | 0.6125 V | F1 | 3.2250 V |
|  |  |  |  | 21 | 0.6250 V | F2 | 3.2375 V |
|  |  |  |  | 22 | 0.6375 V | F3 | 3.2500 V |
|  |  |  |  | 23 | 0.6500 V | F4 | 3.2625 V |
|  |  |  |  | 24 | 0.6625 V | F5 | 3.2750 V |
|  |  |  |  | 25 | 0.6750 V | F6 | 3.2875 V |
|  |  |  |  | 26 | 0.6875 V | F7 | 3.3000 V |
|  |  |  |  | 27 | 0.7000 V | F8-FF | Reserved |

Table 18. REGISTER DETAILS - 0x03 BOOST


Table 19. REGISTER DETAILS - 0x04 LDO1


Table 19. REGISTER DETAILS - 0x04 LDO1

| 0x04 LDO1 |  |  |  | Default $=00000000$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |
|  |  |  |  | 25 | 1.350 V | 65 | 2.950 V |
|  |  |  |  | 26 | 1.375 V | 66 | 2.975 V |
|  |  |  |  | 27 | 1.400 V | 67 | 3.000 V |
|  |  |  |  | 28 | 1.425 V | 68 | 3.025 V |
|  |  |  |  | 29 | 1.450 V | 69 | 3.050 V |
|  |  |  |  | 2A | 1.475 V | 6A | 3.075 V |
|  |  |  |  | 2 B | 1.500 V | 6B | 3.100 V |
|  |  |  |  | 2 C | 1.525 V | 6C | 3.125 V |
|  |  |  |  | 2D | 1.550 V | 6D | 3.150 V |
|  |  |  |  | 2 E | 1.575 V | 6 E | 3.175 V |
|  |  |  |  | 2 F | 1.600 V | 6 F | 3.200 V |
|  |  |  |  | 30 | 1.625 V | 70 | 3.225 V |
|  |  |  |  | 31 | 1.650 V | 71 | 3.250 V |
|  |  |  |  | 32 | 1.675 V | 72 | 3.275 V |
|  |  |  |  | 33 | 1.700 V | 73 | 3.300 V |
|  |  |  |  | 34 | 1.725 V | 74 | Reserved |
|  |  |  |  | 35 | 1.750 V | 75 | Reserved |
|  |  |  |  | 36 | 1.775 V | 76 | Reserved |
|  |  |  |  | 37 | 1.800 V | 77 | Reserved |
|  |  |  |  | 38 | 1.825 V | 78 | Reserved |
|  |  |  |  | 39 | 1.850 V | 79 | Reserved |
|  |  |  |  | 3A | 1.875 V | 7A | Reserved |
|  |  |  |  | 3B | 1.900 V | 7 B | Reserved |
|  |  |  |  | 3 C | 1.925 V | 7 C | Reserved |
|  |  |  |  | 3D | 1.950 V | 7D | Reserved |
|  |  |  |  | 3E | 1.975 V | 7 E | Reserved |
|  |  |  |  | 3 F | 2.000 V | 7F | Reserved |

Table 20. REGISTER DETAILS - 0x05 LDO2

| 0x05 LDO2 |  |  |  | Default $=00000000$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |
| 7 | UNUSED |  |  |  |  |  |  |
| 6:0 | LDO2_VOUT | 0000000 | R/W |  |  |  |  |
|  |  |  |  | $\begin{gathered} \text { Equation: Vout }=\begin{array}{c} 0.800 \mathrm{~V}+[(\mathrm{d}-15) * 25 \mathrm{mV}] ; \text { Where } \mathrm{d} \text { is the decimal } \\ \text { value of the register } \end{array} \end{gathered}$ |  |  |  |
|  |  |  |  | Hex | $\mathrm{V}_{\text {OUT }}$ | Hex | $\mathrm{V}_{\text {OUt }}$ |
|  |  |  |  | 0 | DEFAULT | 40 | 2.025 V |
|  |  |  |  | 1 | Reserved | 41 | 2.050 V |
|  |  |  |  | 2 | Reserved | 42 | 2.075 V |
|  |  |  |  | 3 | Reserved | 43 | 2.100 V |
|  |  |  |  | 4 | Reserved | 44 | 2.125 V |
|  |  |  |  | 5 | Reserved | 45 | 2.150 V |
|  |  |  |  | 6 | Reserved | 46 | 2.175 V |
|  |  |  |  | 7 | Reserved | 47 | 2.200 V |
|  |  |  |  | 8 | Reserved | 48 | 2.225 V |
|  |  |  |  | 9 | Reserved | 49 | 2.250 V |
|  |  |  |  | OA | Reserved | 4A | 2.275 V |
|  |  |  |  | OB | Reserved | 4 B | 2.300 V |
|  |  |  |  | OC | Reserved | 4 C | 2.325 V |
|  |  |  |  | OD | Reserved | 4D | 2.350 V |
|  |  |  |  | OE | Reserved | 4 E | 2.375 V |
|  |  |  |  | OF | 0.800 V | 4 F | 2.400 V |
|  |  |  |  | 10 | 0.825 V | 50 | 2.425 V |
|  |  |  |  | 11 | 0.850 V | 51 | 2.450 V |
|  |  |  |  | 12 | 0.875 V | 52 | 2.475 V |
|  |  |  |  | 13 | 0.900 V | 53 | 2.500 V |
|  |  |  |  | 14 | 0.925 V | 54 | 2.525 V |
|  |  |  |  | 15 | 0.950 V | 55 | 2.550 V |
|  |  |  |  | 16 | 0.975 V | 56 | 2.575 V |
|  |  |  |  | 17 | 1.000 V | 57 | 2.600 V |
|  |  |  |  | 18 | 1.025 V | 58 | 2.625 V |
|  |  |  |  | 19 | 1.050 V | 59 | 2.650 V |
|  |  |  |  | 1A | 1.075 V | 5A | 2.675 V |
|  |  |  |  | 1B | 1.100 V | 5 B | 2.700 V |
|  |  |  |  | 1 C | 1.125 V | 5 C | 2.725 V |
|  |  |  |  | 1D | 1.150 V | 5D | 2.750 V |
|  |  |  |  | 1 E | 1.175 V | 5 E | 2.75 V |
|  |  |  |  | 1 F | 1.200 V | 5 F | 2.800 V |
|  |  |  |  | 20 | 1.225 V | 60 | 2.825 V |
|  |  |  |  | 21 | 1.250 V | 61 | 2.850 V |
|  |  |  |  | 22 | 1.275 V | 62 | 2.875 V |
|  |  |  |  | 23 | 1.300 V | 63 | 2.900 V |

Table 20. REGISTER DETAILS - 0x05 LDO2

| 0x05 LDO2 |  |  |  | Default $=00000000$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |
|  |  |  |  | 24 | 1.325 V | 64 | 2.925 V |
|  |  |  |  | 25 | 1.350 V | 65 | 2.950 V |
|  |  |  |  | 26 | 1.375 V | 66 | 2.975 V |
|  |  |  |  | 27 | 1.400 V | 67 | 3.000 V |
|  |  |  |  | 28 | 1.425 V | 68 | 3.025 V |
|  |  |  |  | 29 | 1.450 V | 69 | 3.050 V |
|  |  |  |  | 2A | 1.475 V | 6A | 3.075 V |
|  |  |  |  | 2B | 1.500 V | 6B | 3.100 V |
|  |  |  |  | 2 C | 1.525 V | 6C | 3.125 V |
|  |  |  |  | 2D | 1.550 V | 6D | 3.150 V |
|  |  |  |  | 2 E | 1.575 V | 6E | 3.175 V |
|  |  |  |  | 2 F | 1.600 V | 6 F | 3.200 V |
|  |  |  |  | 30 | 1.625 V | 70 | 3.225 V |
|  |  |  |  | 31 | 1.650 V | 71 | 3.250 V |
|  |  |  |  | 32 | 1.675 V | 72 | 3.275 V |
|  |  |  |  | 33 | 1.700 V | 73 | 3.300 V |
|  |  |  |  | 34 | 1.725 V | 74 | Reserved |
|  |  |  |  | 35 | 1.750 V | 75 | Reserved |
|  |  |  |  | 36 | 1.775 V | 76 | Reserved |
|  |  |  |  | 37 | 1.800 V | 77 | Reserved |
|  |  |  |  | 38 | 1.825 V | 78 | Reserved |
|  |  |  |  | 39 | 1.850 V | 79 | Reserved |
|  |  |  |  | 3A | 1.875 V | 7A | Reserved |
|  |  |  |  | 3B | 1.900 V | 7B | Reserved |
|  |  |  |  | 3 C | 1.925 V | 7 C | Reserved |
|  |  |  |  | 3D | 1.950 V | 7 D | Reserved |
|  |  |  |  | 3 E | 1.975 V | 7 E | Reserved |
|  |  |  |  | 3 F | 2.000 V | 7 F | Reserved |

Table 21. REGISTER DETAILS - 0x06 LDO3

| 0x06 LDO3 |  |  |  | Default = 00000000 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |
| 7 | UNUSED |  |  |  |  |  |  |
| 6:0 | LDO3_VOUT | 0000000 | R/W | Sets LDO3 regulation target voltage. |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  | Hex | $\mathrm{V}_{\text {Out }}$ | Hex | $\mathrm{V}_{\text {Out }}$ |
|  |  |  |  | 0 | DEFAULT | 40 | 2.025 V |
|  |  |  |  | 1 | Reserved | 41 | 2.050 V |
|  |  |  |  | 2 | Reserved | 42 | 2.075 V |
|  |  |  |  | 3 | Reserved | 43 | 2.100 V |
|  |  |  |  | 4 | Reserved | 44 | 2.125 V |
|  |  |  |  | 5 | Reserved | 45 | 2.150 V |
|  |  |  |  | 6 | Reserved | 46 | 2.175 V |
|  |  |  |  | 7 | Reserved | 47 | 2.200 V |
|  |  |  |  | 8 | Reserved | 48 | 2.225 V |
|  |  |  |  | 9 | Reserved | 49 | 2.250 V |
|  |  |  |  | OA | Reserved | 4A | 2.275 V |
|  |  |  |  | OB | Reserved | 4 B | 2.300 V |
|  |  |  |  | OC | Reserved | 4 C | 2.325 V |
|  |  |  |  | OD | Reserved | 4D | 2.350 V |
|  |  |  |  | OE | Reserved | 4 E | 2.375 V |
|  |  |  |  | OF | 0.800 V | 4F | 2.400 V |
|  |  |  |  | 10 | 0.825 V | 50 | 2.425 V |
|  |  |  |  | 11 | 0.850 V | 51 | 2.450 V |
|  |  |  |  | 12 | 0.875 V | 52 | 2.475 V |
|  |  |  |  | 13 | 0.900 V | 53 | 2.500 V |
|  |  |  |  | 14 | 0.925 V | 54 | 2.525 V |
|  |  |  |  | 15 | 0.950 V | 55 | 2.550 V |
|  |  |  |  | 16 | 0.975 V | 56 | 2.575 V |
|  |  |  |  | 17 | 1.000 V | 57 | 2.600 V |
|  |  |  |  | 18 | 1.025 V | 58 | 2.625 V |
|  |  |  |  | 19 | 1.050 V | 59 | 2.650 V |
|  |  |  |  | 1A | 1.075 V | 5 A | 2.675 V |
|  |  |  |  | 1 B | 1.100 V | 5B | 2.700 V |
|  |  |  |  | 1 C | 1.125 V | 5 C | 2.725 V |
|  |  |  |  | 1D | 1.150 V | 5 D | 2.750 V |
|  |  |  |  | 1E | 1.175 V | 5E | 2.75 V |
|  |  |  |  | 1 F | 1.200 V | 5 F | 2.800 V |
|  |  |  |  | 20 | 1.225 V | 60 | 2.825 V |
|  |  |  |  | 21 | 1.250 V | 61 | 2.850 V |
|  |  |  |  | 22 | 1.275 V | 62 | 2.875 V |
|  |  |  |  | 23 | 1.300 V | 63 | 2.900 V |

Table 21. REGISTER DETAILS - 0x06 LDO3

| 0x06 LDO3 |  |  |  | Default $=00000000$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |
|  |  |  |  | 24 | 1.325 V | 64 | 2.925 V |
|  |  |  |  | 25 | 1.350 V | 65 | 2.950 V |
|  |  |  |  | 26 | 1.375 V | 66 | 2.975 V |
|  |  |  |  | 27 | 1.400 V | 67 | 3.000 V |
|  |  |  |  | 28 | 1.425 V | 68 | 3.025 V |
|  |  |  |  | 29 | 1.450 V | 69 | 3.050 V |
|  |  |  |  | 2A | 1.475 V | 6A | 3.075 V |
|  |  |  |  | 2 B | 1.500 V | 6B | 3.100 V |
|  |  |  |  | 2 C | 1.525 V | 6 C | 3.125 V |
|  |  |  |  | 2D | 1.550 V | 6D | 3.150 V |
|  |  |  |  | 2 E | 1.575 V | 6 E | 3.175 V |
|  |  |  |  | 2 F | 1.600 V | 6F | 3.200 V |
|  |  |  |  | 30 | 1.625 V | 70 | 3.225 V |
|  |  |  |  | 31 | 1.650 V | 71 | 3.250 V |
|  |  |  |  | 32 | 1.675 V | 72 | 3.275 V |
|  |  |  |  | 33 | 1.700 V | 73 | 3.300 V |
|  |  |  |  | 34 | 1.725 V | 74 | Reserved |
|  |  |  |  | 35 | 1.750 V | 75 | Reserved |
|  |  |  |  | 36 | 1.775 V | 76 | Reserved |
|  |  |  |  | 37 | 1.800 V | 77 | Reserved |
|  |  |  |  | 38 | 1.825 V | 78 | Reserved |
|  |  |  |  | 39 | 1.850 V | 79 | Reserved |
|  |  |  |  | 3 A | 1.875 V | 7A | Reserved |
|  |  |  |  | 3B | 1.900 V | 7 B | Reserved |
|  |  |  |  | 3 C | 1.925 V | 7 C | Reserved |
|  |  |  |  | 3D | 1.950 V | 7 D | Reserved |
|  |  |  |  | 3E | 1.975 V | 7 E | Reserved |
|  |  |  |  | 3F | 2.000 V | 7 F | Reserved |

Table 22. REGISTER DETAILS - 0x07 LDO4

| 0x07 LDO4 |  |  |  | Default $=00000000$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |
| 7 | UNUSED |  |  |  |  |  |  |
| 6:0 | LDO4_VOUT | 0000000 | R/W | Sets LDO4 regulation target voltage. |  |  |  |
|  |  |  |  | $\begin{gathered} \text { Equation: Vout }=0.800 \mathrm{~V}+[(\mathrm{d}-15) * 25 \mathrm{mV}] ; \text { Where } \mathrm{d} \text { is the decimal } \\ \text { value of the register } \end{gathered}$ |  |  |  |
|  |  |  |  | Hex | $\mathrm{V}_{\text {OUT }}$ | Hex | $\mathrm{V}_{\text {OUt }}$ |
|  |  |  |  | 0 | DEFAULT | 40 | 2.025 V |
|  |  |  |  | 1 | Reserved | 41 | 2.050 V |
|  |  |  |  | 2 | Reserved | 42 | 2.075 V |
|  |  |  |  | 3 | Reserved | 43 | 2.100 V |
|  |  |  |  | 4 | Reserved | 44 | 2.125 V |
|  |  |  |  | 5 | Reserved | 45 | 2.150 V |
|  |  |  |  | 6 | Reserved | 46 | 2.175 V |
|  |  |  |  | 7 | Reserved | 47 | 2.200 V |
|  |  |  |  | 8 | Reserved | 48 | 2.225 V |
|  |  |  |  | 9 | Reserved | 49 | 2.250 V |
|  |  |  |  | OA | Reserved | 4A | 2.275 V |
|  |  |  |  | OB | Reserved | 4B | 2.300 V |
|  |  |  |  | OC | Reserved | 4 C | 2.325 V |
|  |  |  |  | OD | Reserved | 4D | 2.350 V |
|  |  |  |  | OE | Reserved | 4 E | 2.375 V |
|  |  |  |  | OF | 0.800 V | 4 F | 2.400 V |
|  |  |  |  | 10 | 0.825 V | 50 | 2.425 V |
|  |  |  |  | 11 | 0.850 V | 51 | 2.450 V |
|  |  |  |  | 12 | 0.875 V | 52 | 2.475 V |
|  |  |  |  | 13 | 0.900 V | 53 | 2.500 V |
|  |  |  |  | 14 | 0.925 V | 54 | 2.525 V |
|  |  |  |  | 15 | 0.950 V | 55 | 2.550 V |
|  |  |  |  | 16 | 0.975 V | 56 | 2.575 V |
|  |  |  |  | 17 | 1.000 V | 57 | 2.600 V |
|  |  |  |  | 18 | 1.025 V | 58 | 2.625 V |
|  |  |  |  | 19 | 1.050 V | 59 | 2.650 V |
|  |  |  |  | 1A | 1.075 V | 5A | 2.675 V |
|  |  |  |  | 1 B | 1.100 V | 5B | 2.700 V |
|  |  |  |  | 1 C | 1.125 V | 5 C | 2.725 V |
|  |  |  |  | 1D | 1.150 V | 5D | 2.750 V |
|  |  |  |  | 1 E | 1.175 V | 5 E | 2.75 V |
|  |  |  |  | 1 F | 1.200 V | 5 F | 2.800 V |
|  |  |  |  | 20 | 1.225 V | 60 | 2.825 V |
|  |  |  |  | 21 | 1.250 V | 61 | 2.850 V |
|  |  |  |  | 22 | 1.275 V | 62 | 2.875 V |
|  |  |  |  | 23 | 1.300 V | 63 | 2.900 V |

Table 22. REGISTER DETAILS - 0x07 LDO4

| 0x07 LDO4 |  |  |  | Default $=00000000$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |
|  |  |  |  | 24 | 1.325 V | 64 | 2.925 V |
|  |  |  |  | 25 | 1.350 V | 65 | 2.950 V |
|  |  |  |  | 26 | 1.375 V | 66 | 2.975 V |
|  |  |  |  | 27 | 1.400 V | 67 | 3.000 V |
|  |  |  |  | 28 | 1.425 V | 68 | 3.025 V |
|  |  |  |  | 29 | 1.450 V | 69 | 3.050 V |
|  |  |  |  | 2A | 1.475 V | 6A | 3.075 V |
|  |  |  |  | 2 B | 1.500 V | 6B | 3.100 V |
|  |  |  |  | 2 C | 1.525 V | 6 C | 3.125 V |
|  |  |  |  | 2D | 1.550 V | 6D | 3.150 V |
|  |  |  |  | 2 E | 1.575 V | 6 E | 3.175 V |
|  |  |  |  | 2 F | 1.600 V | 6F | 3.200 V |
|  |  |  |  | 30 | 1.625 V | 70 | 3.225 V |
|  |  |  |  | 31 | 1.650 V | 71 | 3.250 V |
|  |  |  |  | 32 | 1.675 V | 72 | 3.275 V |
|  |  |  |  | 33 | 1.700 V | 73 | 3.300 V |
|  |  |  |  | 34 | 1.725 V | 74 | Reserved |
|  |  |  |  | 35 | 1.750 V | 75 | Reserved |
|  |  |  |  | 36 | 1.775 V | 76 | Reserved |
|  |  |  |  | 37 | 1.800 V | 77 | Reserved |
|  |  |  |  | 38 | 1.825 V | 78 | Reserved |
|  |  |  |  | 39 | 1.850 V | 79 | Reserved |
|  |  |  |  | 3 A | 1.875 V | 7A | Reserved |
|  |  |  |  | 3B | 1.900 V | 7 B | Reserved |
|  |  |  |  | 3 C | 1.925 V | 7 C | Reserved |
|  |  |  |  | 3D | 1.950 V | 7 D | Reserved |
|  |  |  |  | 3E | 1.975 V | 7 E | Reserved |
|  |  |  |  | 3F | 2.000 V | 7 F | Reserved |

Table 23. REGISTER DETAILS - 0x08 IOUT


Table 24. REGISTER DETAILS - 0x09 ENABLE

| 0x09 ENABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7 | BST_MODE | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | Automatically select between PFM and PWM Modes |
|  |  |  |  | 1 | Forced PWM mode. |
| 6 | BUCK_MODE | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | Auto selection between PFM and PWM modes |
|  |  |  |  | 1 | Forced PWM mode |
| 5 | UNUSED |  |  |  |  |
| 4 | BUCK_EN | 0 | R/W | Enable bit for the BUCK. This bit only controls the state of the BUCK if BUCK_SEQ $=000$. |  |
|  |  |  |  | Code | Status of Buck |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| 3 | LDO4_EN | 0 | R/W | Enable bit for LDO4. This bit only controls the state of the LDO if LDO4_SEQ $=000$. |  |
|  |  |  |  | Code | Status of LDO4 |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |

Table 24. REGISTER DETAILS - 0x09 ENABLE

| 0x09 ENABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 2 | LDO3_EN | 0 | R/W | Enable bit for LDO3. This bit only controls the state of the LDO if LDO3_SEQ $=000$. |  |
|  |  |  |  | Code | Status of LDO3 |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| 1 | LDO2_EN | 0 | R/W | Enable bit for LDO2. This bit only controls the state of the LDO if LDO2_SEQ $=000$. |  |
|  |  |  |  | Code | Status of LDO2 |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| 0 | LDO1_EN | 0 | R/W | Enable bit for LDO1. This bit only controls the state of the LDO if LDO1_SEQ = 000 . |  |
|  |  |  |  | Code | Status of LDO1 |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |

Table 25. REGISTER DETAILS - 0x0A BOOST_ENABLE

| OxOA BOOST_ENABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7 | BST_EN7 | 0 | R/W | BST_EN7 bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 Enabled <br> BST_EN6 bit is for enabling the boost converter.  |  |
| 6 | BST_EN6 | 0 | R/W | BST_EN6 bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 Enabled <br> BST_EN5 bit is for enabling the boost converter.  |  |
| 5 |  | 0 | R/W | BST_EN5 bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| 4 | BST_EN4 | 0 | R/W | BST_EN4 bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| 3 | BST_EN3 | 0 | R/W | BST_EN3 bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Diabled |
|  |  |  |  | 1 | Enabled |

Table 25. REGISTER DETAILS - 0x0A BOOST_ENABLE

| OxOA BOOST_ENABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 2 | BST_EN2 | 0 | R/W | BST_EN2 bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| 1 | BST_EN1 | 0 | R/W | BST_EN1 bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Enabled |
| 0 | BST_EN0 | 0 | R/W | BST_ENO bit is for enabling the boost converter. |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Disabled |
|  |  |  |  | 1 | Ensabled |

Table 26. REGISTER DETAILS - 0xOB BUCK_SEQ

| OxOB BUCK_SEQ |  |  |  | $\text { Default = } 00000000$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7:3 | UNUSED |  |  |  |  |
| 2:0 | BUCK_SEQ | 000 | R/W | The buck sequencing is selected by setting bits [2:0] |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 000 | Controlled through I2C by setting the buck_en bit. |
|  |  |  |  | 001 | Selects slot 1 for the buck to be enabled in at power up. |
|  |  |  |  | 010 | Selects slot 2 for the buck to be enabled in at power up. |
|  |  |  |  | 011 | Selects slot 3 for the buck to be enabled in at power up. |
|  |  |  |  | 100 | Selects slot 4 for the buck to be enabled in at power up. |
|  |  |  |  | 101 | Selects slot 5 for the buck to be enabled in at power up. |
|  |  |  |  | 110 | Selects slot 6 for the buck to be enabled in at power up. |
|  |  |  |  | 111 | Selects slot 7 for the buck to be enabled in at power up. |

Table 27. REGISTER DETAILS - 0x0C LDO12_SEQ


Table 28. REGISTER DETAILS - 0x0D LDO34_SEQ


Table 29. REGISTER DETAILS - OXOE SEQUENCING

| 0x0E SEQUENCING |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7:6 | SEQ_SPEED | 00 | R/W | Code | Period per Slot |
|  |  |  |  | 00 | $500 \mu \mathrm{~s}$ |
|  |  |  |  | 01 | 1.0 ms |
|  |  |  |  | 10 | 1.5 ms |
|  |  |  |  | 11 | 2.0 ms |
| 5:4 | $\begin{gathered} \hline \text { SEQ_CONTR } \\ \text { OL } \end{gathered}$ | 00 | W1CLR | Code | Effect |
|  |  |  |  | 00 | Default |
|  |  |  |  | 01 | Starts a converter power up sequence. |
|  |  |  |  | 10 | Starts a converter shutdown sequence. |
|  |  |  |  | 11 | Bit configuration is ignored |
|  |  |  |  | Note: The bits will always clear immediately when written to and always readback 00. |  |
| 3 | SEQ_ON | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Indicates that the sequencing is not in process |
|  |  |  |  | 1 | Indicates that the sequencing is executing and somewhere between the start of slot 1 and the end of slot 7 . The bit remains a 1 until slot 7 has completed at start-up or slot 1 has finished at shutdown, regardless of what slots are used. |
|  |  |  |  | This bit is a read only status bit to indicate the sequencing is on. |  |
| 2:0 | SEQ_COUNT | 000 | Read | Code | Slot |
|  |  |  |  | 000 | Indicates sequencing has completed or not started. |
|  |  |  |  | 001 | Indicates was in slot 1 during register read |
|  |  |  |  | 010 | Indicates was in slot 2 during register read |
|  |  |  |  | 011 | Indicates was in slot 3 during register read |
|  |  |  |  | 100 | Indicates was in slot 4 during register read |
|  |  |  |  | 101 | Indicates was in slot 5 during register read |
|  |  |  |  | 110 | Indicates was in slot 6 during register read |
|  |  |  |  | 111 | Indicates was in slot 7 during register read |
|  |  |  |  | These register bits provide the status of the sequencing. |  |

Table 30. REGISTER DETAILS - 0x0F DISCHARGE

| OxOF DISCHARGE |  |  | Default = 00111111 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |

Table 31. REGISTER DETAILS - 0x10 RESET


Table 32. REGISTER DETAILS - 0x11 INTERRUPT1

| 0x11 INTERRUPT1 |  |  |  | Default $=00000000$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7 | LDO4_OVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Voltage event detected on LDO4 output or the voltage has fallen below the OVP_Falling threshold. |
| 6 | LDO3_OVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over Voltage event detected on LDO3 output or the voltage has fallen below the OVP_Falling threshold. |
| 5 | LDO2_OVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Voltage event detected on LDO2 output or the voltage has fallen below the OVP_Falling threshold. |
| 4 | LDO1_OVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Voltage event detected on LDO1 output or the voltage has fallen below the OVP_Falling threshold. |
| 3 | LDO4_UVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event detected on LDO4 output or the voltage has risen above the UVP_Rising threshold. |
| 2 | LDO3_UVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event detected on the output of LDO3 or the voltage has risen above the UVP_Rising threshold. |
| 1 | LDO2_UVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event detected on LDO2 output or the voltage has risen above the UVP_Rising threshold. |
| 0 | LDO1_UVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event detected on LDO1 output or the voltage has risen above the UVP_Rising threshold. |

Table 33. REGISTER DETAILS - 0x12 INTERRUPT2

| 0x12 INTERRUPT2 |  |  |  | $\begin{gathered} \hline \text { Default }=00000000 \\ \hline \text { Description } \\ \hline \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | BST_OVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Voltage event detected on the Boost output or the voltage has fallen below the OVP_Falling threshold. |
| 6 | BUCK_OVP_IN | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Voltage event detected on the Buck output or the voltage has fallen below the OVP_Falling threshold. |
| 5 | BST_UVP_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event detected on on the Boost output or the voltage has risen above the UVP_Rising threshold. |
| 4 | BUCK_UVP_IN | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event detected on on the Buck output or the voltage has risen above the UVP_Rising threshold. |
| 3 | LDO4_OCP_IN | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO4 output or that a successful restart has occurred after an OCP event. |
| 2 | LDO3_OCP_IN | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO3 output or that a successful restart has occurred after an OCP event. |
| 1 | LDO2_OCP_IN | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO2 output or that a successful restart has occurred after an OCP event. |
| 0 | LDO1_OCP_IN | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO1 output or that a successful restart has occurred after an OCP event. |

Table 34. REGISTER DETAILS - 0x13 INTERRUPT3

| 0x13 INTERRUPT3 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7 | BST_IPK_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Boost Peak Current limit reached or the Boost successfully completed a restart after a Peak Current fault. |
| 6 | BUCK_IPK_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Buck Peak Current reached or the Buck successfully completed a restart after a Peak Current fault. |
| 5 | APVIN_UVLO_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Normal operation |
|  |  |  |  | 1 | Indicates that the $\mathrm{AV}_{\text {IN }}$ and/or $\mathrm{PV}_{\text {IN }}$ power fell below the UVLO input threshold or that the supplies have risen above the rising thresholds after a UVLO fault. |
|  |  |  |  | Reading the the associated status bit provides present state of the input voltage. |  |
| 4 | LDO12_UVLO_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Normal operation |
|  |  |  |  | 1 | Indicates $\mathrm{V}_{\text {IN12 }}$ fell below the UVLO threshold while LDO1 and/or LDO2 are enabled or that the supply has risen above the rising thresholds after a UVLO fault. |
|  |  |  |  | Reading the the associated status bit provides present state of the input voltage. |  |
| 3 | LDO3_UVLO_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | Indicates that the $\mathrm{V}_{\text {IN3 }}$ fell below the UVLO threshold while LDO3 was enabled or that the supply has risen above the rising thresholds after a UVLO fault. |
|  |  |  |  | Reading the the associated status bit provides present state of the input voltage. |  |
| 2 | LDO4_UVLO_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | Indicates $\mathrm{V}_{\text {IN4 }}$ fell below the UVLO threshold while LDO4 where enabled or that the supply has risen above the rising thresholds after a UVLO fault. |
|  |  |  |  | Reading the the associated status bit provides present state of the input voltage. |  |
| 1 | TSD_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | A Thermal Shutdown event detected or that the temperature has fallen below the hysteresis level. |
| 0 | TSD_WRN_INT | 0 | R/CLR | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Thermal Shutdown Warning threshold was surpassed or that the temperature has fallen below the hysteresis level. |

Table 35. REGISTER DETAILS - 0x14 STATUS1

| 0x14 STATUS1 |  |  |  | $\text { Default = } 00000000$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7 | LDO4_OVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Voltage condition exists on LDO4 output |
| 6 | LDO3_OVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Voltage condition exists on LDO3 output. |
| 5 | LDO2_OVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Voltage condition exists on LDO2 output |
| 4 | LDO1_OVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Voltage condition exists on LDO1 output |
| 3 | LDO4_UVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO4 output. |
| 2 | LDO3_UVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Under-Voltage condition exists on the output of LDO3 |
| 1 | LDO2_UVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO2 output |
| 0 | LDO1_UVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO1 output |

Table 36. REGISTER DETAILS - 0x15 STATUS2

| 0x15 STATUS2 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | BST_OVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Voltage condition exists on the Boost output. |
| 6 | BUCK_OVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Voltage condition exists on the Buck output. |
| 5 | BST_UVP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Under-Voltage condition exists on the Boost output. |

FAN53880

Table 36. REGISTER DETAILS - 0x15 STATUS2

| 4 | BUCK_UVP_STAT | 0 | Read | Code | Effect |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Under-Voltage condition exists on the Buck output. |
| 3 | LDO4_OCP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Current condition exists on LDO4 output |
| 2 | LDO3_OCP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Current condition exists on LDO3 output |
| 1 | LDO2_OCP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Current condition exists on LDO2 output |
| 0 | LDO1_OCP_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | An Over-Current condition exists on LDO1 output |

FAN53880

Table 37. REGISTER DETAILS - 0x16 STATUS3

| 0x16 STATUS3 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | BST_IPK_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Boost is hitting the Peak Current limit. |
| 6 | BUCK_IPK_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | The Buck is hitting the Peak Current limit |
| 5 | APVIN_UVLO_STAT | 0 | Read | Reset condition: 0 |  |
|  |  |  |  | Code | Effect |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | Indicates $\mathrm{AV}_{\mathrm{IN}}$ and/or $\mathrm{PV}_{\text {IN }}$ are below the UVLO threshold. |
| 4 | LDO12_UVLO_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | indicates $\mathrm{V}_{\mathrm{IN}_{12}}$ is below the UVLO threshold while LDO1 and/or LDO2 have been enabled. |
| 3 | LDO3_UVLO_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | Indicates $\mathrm{V}_{\text {IN3 }}$ power rail is below the UVLO threshold while LDO3 is enabled. |
| 2 | LDO4_UVLO_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | Indicates $\mathrm{V}_{\text {IN4 }}$ is below the UVLO threshold while LDO4 is been commanded to be enabled. |
| 1 | TSD_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | The device is in thermal shutdown (TSD) |
| 0 | TSD_WRN_STAT | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | The temperature is above the Thermal Shutdown Warning threshold and shutdown is impending. |

Table 38. REGISTER DETAILS - 0x17 MINT1

| 0x17 MINT1 |  |  |  | $\text { Default = } 00000000$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7 | MASK_LDO4_OVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO4 Over-Voltage interrupt occurs. |
| 6 | MASK_LDO3_OVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO3 Over-Voltage interrupt occurs. |

Table 38. REGISTER DETAILS - 0x17 MINT1

| 0x17 MINT1 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 5 | MASK_LDO2_OVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO2 Over-Voltage interrupt occurs. |
| 4 | MASK_LDO1_OVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO1 Over-Voltage interrupt occurs. |
| 3 | MASK_LDO4_UVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO4 Under-Voltage interrupt occurs. |
| 2 | MASK_LDO3_UVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO3 Under-Voltage interrupt occurs. |
| 1 | MASK_LDO2_UVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO2 Under-Voltage interrupt occurs. |
| 0 | MASK_LDO1_UVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO1 Under-Voltage interrupt occurs. |

Table 39. REGISTER DETAILS - 0x18 MINT2

| 0x18 MINT2 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | MASK_BST_OVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when Boost Over-Voltage interrupt occurs. |
| 6 | MASK_BUCK_OVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when Buck Over-Voltage interrupt occurs. |
| 5 | MASK_BST_UVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when Boost Under-Voltage interrupt occurs. |
| 4 | MASK_BUCK_UVP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when Buck Under-Voltage interrupt occurs. |

Table 39. REGISTER DETAILS - 0x18 MINT2

| 0x18 MINT2 |  |  |  | Default = 00000000 <br> Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 3 | MASK_LDO4_OCP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO4 Over-Current interrupt occurs. |
| 2 | MASK_LDO3_OCP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO3 Over-Current interrupt occurs. |
| 1 | MASK_LDO2_OCP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO2 Over-Current interrupt occurs. |
| 0 | MASK_LDO1_OCP | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when LDO1 Over-Current interrupt occurs. |

Table 40. REGISTER DETAILS - 0x19 MINT3

| 0x19 MINT3 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | MASK_BST_IPK | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when Boost Peak Current limit interrupt occurs. |
| 6 | MASK_BUCK_IPK | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when Buck Peak Current limit interrupt occurs. |
| 5 | MASK_APVIN_UVLO | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when $A V_{I N} / P V_{\text {IN }}$ Input Power Under Voltage interrupt occurs. |
| 4 | MASK_LDO12_UVLO | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when $\mathrm{V}_{\text {IN12 }}$ Input Power Under Voltage interrupt occurs. |
| 3 | MASK_LDO3_UVLO | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when $\mathrm{V}_{\text {IN3 }}$ Input Power Under Voltage interrupt occurs. |
| 2 | MASK_LDO4_UVLO | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when $\mathrm{V}_{\text {IN4 }}$ Input Power Under Voltage interrupt occurs. |

Table 40. REGISTER DETAILS - 0x19 MINT3

| 0x19 MINT3 |  |  |  | Default $=00000000$Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 1 | MASK_TSD | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB pin is not pulled low when a Thermal Shutdown interrupt occurs. |
| 0 | MASK_TSD_WRN | 0 | R/W | Code | Effect |
|  |  |  |  | 0 | No masking of interrupt. |
|  |  |  |  | 1 | INTB Pin is not pulled low when a Thermal Shutdown Warning interrupt occurs. |

Table 41. REGISTER DETAILS - 0x1A STATUS4

| 0x1A STATUS4 |  |  |  | Default $=00000000$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | UNUSED |  |  |  |  |
| 6 | CHIP_SUSD | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Chip normal state |
|  |  |  |  | 1 | The entire chip has been suspended due to a global fault condition. |
| 5 | BOOST_SUSD | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Boost normal state |
|  |  |  |  | 1 | Boost converter has been suspended due to a fault condition. |
| 4 | BUCK_SUSD | 0 | Read | Code | Effect |
|  |  |  |  | 0 | Buck in normal state. |
|  |  |  |  | 1 | Buck converter has been suspended due to a fault condition. |
| 3 | LDO4_SUSD | 0 | Read | Code | Effect |
|  |  |  |  | 0 | LDO4 in normal state. |
|  |  |  |  | 1 | LDO4 converter has been suspended due to a fault condition. |
| 2 | LDO3_SUSD | 0 | Read | Code | Effect |
|  |  |  |  | 0 | LDO3 in a normal state |
|  |  |  |  | 1 | LDO3 converter has been suspended due to a fault condition. |
| 1 | LDO2_SUSD | 0 | Read | Code | Effect |
|  |  |  |  | 0 | LDO2 in normal state |
|  |  |  |  | 1 | LDO2 converter has been suspended due to a fault condition. |
| 0 | LDO1_SUSD | 0 | Read | Code | Effect |
|  |  |  |  | 0 | LDO1 is in normal state |
|  |  |  |  | 1 | LDO1 converter has been suspended due to a fault condition. |

## APPLICATION CIRCUIT

## Application Circuit Diagram



Figure 37. Application Diagram

## Application Circuit Components

Table 42. RECOMMENDED EXTERNAL COMPONENTS

| Component | Manufacturer | Part Number | Value | Case Size | Voltage Rating |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {PVIN }}$ | TDK | C1005X5R0J106M050BC | $10 \mu \mathrm{~F}$ | 0402/1005 (1.0mm $\times 0.5 \mathrm{~mm}$ ) | 6.3 V |
| $\mathrm{C}_{\text {buck }}$ | TDK | C1005X5R0J106M050BC | $10 \mu \mathrm{~F}$ | 0402/1005 (1.0mm x 0.5mm) | 6.3 V |
| $\mathrm{C}_{\text {BSTIN }}$ | TDK | C1005X5R0J106M050BC | $10 \mu \mathrm{~F}$ | 0402/1005 ( $1.0 \mathrm{~mm} \times 0.5 \mathrm{~mm}$ ) | 6.3 V |
| $\mathrm{C}_{\text {BST }}$ | Murata | GRM188R61A226ME15D | $22 \mu \mathrm{~F}$ | 0603/1608 ( $1.6 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ ) | 10 V |
| $\mathrm{C}_{\mathrm{VIN} 12}, \mathrm{C}_{\mathrm{VIN} 3}$, $\mathrm{C}_{\mathrm{VIN} 4}$ | Murata | GRM033R60J225ME47D | $2.2 \mu \mathrm{~F}$ | 0201/0603 (0.6mm $\times 0.3 \mathrm{~mm}$ ) | 6.3 V |
| $\begin{aligned} & \mathrm{C}_{\mathrm{LDO} 1}, \mathrm{C}_{\mathrm{LDO2}}, \\ & \mathrm{C}_{\mathrm{LDO}}, \\ & \mathrm{C}_{\mathrm{LDO}} \end{aligned}$ | Murata | GRM033R60J225ME47D | $2.2 \mu \mathrm{~F}$ | 0201/0603 (0.6mm x 0.3mm) | 6.3 V |
| $\mathrm{C}_{\text {AVIN }}$ | TDK | C1005X5R0J475M | $4.7 \mu \mathrm{~F}$ | 0402/1005 (1.0mm $\times 0.5 \mathrm{~mm}$ ) | 6.3 V |
| L1 | Taiyo Yuden | MEKK2016T1ROM | $\begin{gathered} 1.0 \mu \mathrm{H}, \mathrm{I}_{\mathrm{SAT}}=4.0 \mathrm{~A}, \\ \mathrm{R}_{\mathrm{DC}}=50 \mathrm{~m} \Omega \end{gathered}$ | $\begin{gathered} 0806 / 2016(2.0 \mathrm{~mm} \times 1.6 \mathrm{~mm} \mathrm{x} \\ 1.0 \mathrm{~mm}) \end{gathered}$ |  |
| L2 | Taiyo Yuden | MEKK2012HR47M | $\begin{gathered} 0.47 \mu \mathrm{H}, \mathrm{I}_{\mathrm{SAT}}=5.3 \mathrm{~A}, \\ \mathrm{R}_{\mathrm{DC}}=25 \mathrm{~m} \Omega \end{gathered}$ | $\begin{gathered} 0805 / 2012(2.0 \mathrm{~mm} \times 1.2 \mathrm{~mm} \times \\ 1.0 \mathrm{~mm}) \end{gathered}$ |  |

## Recommended Alternative Components

Table 43. ALTERNATIVE COMPONENTS

| Component | Manufacturer | Part Number | Value | Case Size | Voltage Rating |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {PVIN }}$ | Taiyo Yuden | JMK105CBJ106MV | $10 \mu \mathrm{~F}$ | 0402/1005 (1.0mm $\times 0.5 \mathrm{~mm}$ ) | 6.3 V |
| $\mathrm{C}_{\text {BUCK }}$ | Taiyo Yuden | JMK105CBJ106MV | $10 \mu \mathrm{~F}$ | 0402/1005 (1.0mm $\times 0.5 \mathrm{~mm}$ ) | 6.3 V |
| $\mathrm{C}_{\text {BSTIN }}$ | Taiyo Yuden | JMK105CBJ106MV | $10 \mu \mathrm{~F}$ | 0402/1005 (1.0mm $\times 0.5 \mathrm{~mm}$ ) | 6.3 V |
| $\mathrm{C}_{\text {BST }}$ | Semco | CL10A226MP8NUXE | $22 \mu \mathrm{~F}$ | 0603/1608 (1.6mm x 0.8mm) | 10 V |
| $\left\lvert\, \begin{aligned} & C_{L D O 1}, C_{L D O 2}, \\ & C_{\text {LDO3 }}, \\ & C_{L D O 4} \end{aligned}\right.$ | Semco | CLO3A225MQCRNC | $2.2 \mu \mathrm{~F}$ | 0201/0603 (0.6mm $\times 0.3 \mathrm{~mm}$ ) | 6.3 V |
| L1 | TDK | TFM201610GHM-1ROMTAA | $\begin{gathered} 1.0 \mu \mathrm{H}, \mathrm{I}_{\mathrm{SAT}}=3.8 \mathrm{~A}, \\ \mathrm{R}_{\mathrm{DC}}=50 \mathrm{~m} \Omega \end{gathered}$ | 2016 (2.0mm $\times 1.6 \mathrm{~mm} \times 1.0 \mathrm{~mm})$ |  |

## APPLICATION GUIDELINES

## Buck Input Capacitor Considerations

A minimum capacitance of $2.2 \mu \mathrm{~F}$ with ceramic dielectric, input capacitor should be placed as close as possible between the $\mathrm{V}_{\text {IN }}$ pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between $\mathrm{C}_{\text {IN }}$ and the power source lead to reduce the ringing that can occur between the inductance of the power source leads and $\mathrm{C}_{\text {IN }}$.

The effective capacitance value decreases as $\mathrm{V}_{\mathrm{IN}}$ increases due to DC bias effects.

## Buck Output Capacitor Considerations

FAN53880 uses a $22 \mu \mathrm{~F}, 0402$ ( 1005 metric) for an output capacitor. The effective capacitance of ceramic capacitors decrease as the bias voltage across the capacitor increases. Increasing the output capacitor has no effect on loop stability and therefore to overcome the effects of bias voltage across Cout, the capacitor value can be increased to reduce the output voltage ripple and/or to improve transient response. Output voltage ripple is defined as:

$$
\Delta \mathrm{V}_{\text {OUT }}=\Delta \mathrm{I}_{\mathrm{L}}\left[\frac{\mathrm{f}_{\mathrm{SW}} \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{ESR}^{2}}{2 \cdot \mathrm{D} \cdot(1-\mathrm{D})}+\frac{1}{8 \cdot \mathrm{f}_{\mathrm{SW}} \cdot \mathrm{C}_{\mathrm{OUT}}}\right]
$$

## Buck Inductor Considerations

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects average current limit,
the PWM-to-PFM transition point, output voltage ripple, and efficiency.
The ripple current $(\Delta \mathrm{I})$ of the regulator is:

$$
\Delta I \approx \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(\frac{\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L} \cdot \mathrm{f}_{\mathrm{SW}}}\right)
$$

The maximum average load current, $\mathrm{I}_{\mathrm{MAX}(\mathrm{LOAD}) \text {, is }}$ related to the peak current limit, $\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}$, by the ripple current, given by:

$$
I_{\text {MAX (LOAD) }}=I_{\text {LIM(PK) }}-\frac{\Delta l}{2}
$$

The FAN53880 is optimized for operation with $\mathrm{L}=1.0 \mathrm{uH}$. The inductor should be rated to maintain at least $80 \%$ of its value at $\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}$. It is recommended to select an inductor where its saturation current is above the $\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}$ value. Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but because $\Delta \mathrm{I}$ increases, the RMS current increases, as do the core and skin effect losses.

$$
\Delta I \approx \frac{V_{\text {OUT }}}{V_{\text {IN }}} \cdot\left(\frac{V_{\text {IN }}-V_{\text {OUT }}}{L \cdot f_{\text {SW }}}\right)
$$

The increased RMS current produces higher losses through the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the IC MOSFETs, as well as the inductor DCR. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 44.

| Inductor Value | $\mathbf{I}_{\text {MAX(LOAD }}$ | $\Delta \mathbf{V}_{\text {OUT }}$ | Transient Response |
| :---: | :---: | :---: | :---: |
| Increase | Increase | Decrease | Degraded |
| Decrease | Decrease | Increase | Improved |

## Boost Input Capacitor Considerations

The $10 \mu \mathrm{~F}$ ceramic 0402 ( 1005 metric) input capacitor should be placed as close as possible between the $\mathrm{V}_{\text {IN }}$ pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed (on Eval board) between $\mathrm{C}_{\mathrm{IN}}$ and the power source lead to reduce the ringing that can occur between the inductance of the power source leads and $\mathrm{C}_{\text {IN }}$.

The effective capacitance value decreases as $\mathrm{V}_{\text {IN }}$ increases due to DC bias effects.

## Boost Output Capacitor

Output voltage ripple is inversely proportional to $\mathrm{C}_{\mathrm{BST}}$. During $t_{O N}$, when the boost switch is on, all load current is supplied by $\mathrm{C}_{\text {BST }}$. The maximum $\mathrm{V}_{\text {RIPPLE }}$ occurs when $\mathrm{V}_{\mathrm{IN}}$ is minimum and $\mathrm{I}_{\text {LOAD }}$ is maximum.

It is recommended to use the capacitor shown in either the Recommended External Components or the Alternate Components table. If a different component is chosen, it is important that it's effective capacitance is equal to or greater than that of the Recommended Component. For better ripple performance, additional output capacitance can be added.

## Boost Inductor Considerations

The FAN53880 employs a peak current limiting, so peak inductor current can reach 4 A for a short duration during overload conditions. Saturation effects causes the inductor current ripple to become higher under high loading, as only the peak of the inductor current ripple is controlled.

## LDO Input Capacitor Considerations

If long wires are used to bring power to an evaluation board, additional "bulk" capacitance (electrolytic or tantalum) should be placed (on Eval board) between $\mathrm{C}_{\mathrm{IN}}$ and the power source lead to reduce ringing that can occur between the inductance of the power source leads and CIN.
The effective capacitance value decreases as $\mathrm{V}_{\mathrm{IN}}$ increases due to DC bias effects. Adding additional capacitance to the minimum recommended ensures reliable operation.

## LDO Output Capacitor Considerations

FAN53880 LDO's are tuned for high load capacitance of 2.2 to $26 \mu \mathrm{~F}$. Total capacitance on the LDO output that is outside this window may result in instability or as a minimum, the LDO not meeting the performance listed in the Electrical and System Characteristics tables. For instance: Adding additional capacitance can slow the soft start when the LDO is enabled but also improves transient response. The effective capacitance of ceramic capacitors decrease as the bias voltage across the capacitor increases.

FAN53880

Recommended Layout
All Layer Layout


Figure 38. All Layer Layout

FAN53880

Layer 1


Figure 39. Layer 1

FAN53880
Layer 2, Ground Plane


Figure 40. Layer 2, Ground Plane

FAN53880

Layer 3, Signal Plane


Figure 41. Layer 3, Signal Plane

Layer 4, Power Plane


Figure 42. Layer 4, Power Plane

## Layout Considerations

To minimize spikes for the buck at $\mathrm{V}_{\text {OUT }}$, Cout must be placed as close as possible to PGND1 and VOUT, as shown in the recommended layout. For the boost, CIN should be located as close to PGND2 as possible to minimize the spikes and noise generated by the switching node LX2.

For thermal reasons, it is suggested to maximize the pour area for all planes other than SW. Especially the ground pour should be set to fill all available PCB surface area and tied to internal layers with a cluster of thermal vias.

## PACKAGE DIMENSIONS

## WLCSP25 2.16x2.16x0.586

CASE 567QT
ISSUE A


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DATUM C APPLIES TO THE SPHERICAL CROWN OF THE SOLDER BALLS

| DIM | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |
| A | 0.547 | 0.586 | 0.625 |
| A1 | 0.188 | 0.208 | 0.228 |
| A2 | 0.360 | 0.378 | 0.396 |
| $b$ | 0.24 | 0.26 | 0.28 |
| D | 2.13 | 2.16 | 2.19 |
| E | 2.13 | 2.16 | 2.19 |
| e | 0.40 BSC |  |  |
| $x$ | 0.265 | 0.280 | 0.295 |
| $y$ | 0.265 | 0.280 | 0.295 |



$\sqrt{e}$
$\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$
$\oplus \bigcirc \bigcirc \bigcirc \bigcirc$
$\oplus \bigcirc \bigcirc \bigcirc \bigcirc$
$\oplus \bigcirc \bigcirc \bigcirc \bigcirc$
RECOMMENDED
MOUNTING FOOTPRINT
(NSMD PAD TYPE)

Table 45. PRODUCT SPECIFIC DIMENSIONS

| Product | $\mathbf{D}(\mathbf{m m})$ | $\mathbf{E}(\mathbf{m m})$ | $\mathbf{X}(\mathrm{mm})$ | Y (mm) |
| :---: | :---: | :---: | :---: | :---: |
| FAN53880 | 2.16 | 2.16 | 0.08 | 0.08 |


#### Abstract

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management Specialised - PMIC category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM MB39C831QN-G-EFE2 MAX4940MB LV56841PVD-XH MAX77686EWE+T AP4306BUKTR-G1 MIC5164YMM PT8A3252WE NCP392CSFCCT1G TEA1998TS/1H PT8A3284WE PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B MCP16502TAE-E/S8B MCP16502TAA-E/S8B MCP16502TAB-E/S8B TCKE712BNL,RF ISL91211AIKZT7AR5874 ISL91211BIKZT7AR5878 MAX17506EVKITBE\# MCP16501TC-E/RMB ISL91212AIIZ-TR5770 ISL91212BIIZ-TR5775 CPX200D AX-3005D-3 TP-1303 TP-1305 TP-1603 TP-2305 TP-30102 TP-4503N MIC5167YML-TR LPTM21-1AFTG237C MPS-3003L-3 MPS-3005D SPD-3606 STLUX383A TP-60052 ADN8834ACBZ-R7 LM26480SQ-AA/NOPB LM81BIMTX-3/NOPB LM81CIMT-3/NOPB


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

