FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

FAIRCHILD

October 2014

FDMA86551L

Single N-Channel PowerTrench® MOSFET

60 V, 7.5 A, 23 mΩ

Features

- Max $r_{DS(on)}$ = 23 mΩ at V_{GS} = 10 V, I_D = 7.5 A
- Max $r_{DS(on)}$ = 35 mΩ at V_{GS} = 4.5 V, I_D = 6 A
- Low Profile - 0.8 mm maximum in the new package MicroFET 2x2 mm
- Free from halogenated compounds and antimony oxides
- RoHS Compliant

General Description

This device has been designed to provide maximum efficiency and thermal performance for synchronous buck converters. The low rDS(on) and gate charge provide excellent switching performance.

Application

- DC – DC Buck Converters



MicroFET 2X2 (Bottom View)



MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units
V_{DS}	Drain to Source Voltage			60	V
V_{GS}	Gate to Source Voltage			±20	V
I_D	Drain Current -Continuous	T_A = 25 °C	(Note 1a)	7.5	A
	-Pulsed		(Note 4)	45	
E_{AS}	Single Pulse Avalanche Energy		(Note 3)	37	mJ
P_D	Power Dissipation	T_A = 25 °C	(Note 1a)	2.4	W
	Power Dissipation	T_A = 25 °C	(Note 1b)	0.9	
T_J, T_{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	52	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	145	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
551	FDMA86551L	MicroFET 2X2	7 ”	8 mm	3000 units

Electrical Characteristics T_J = 25 °C unless otherwise noted

Off Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
BV_{DSS}	Drain to Source Breakdown Voltage	I_D = 250 μA, V_{GS} = 0 V	60			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C		31		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 48 V, V_{GS} = 0 V			1	μA
I_{GSS}	Gate to Source Leakage Current	V_{GS} = ±20 V, V_{DS} = 0 V			100	nA

On Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, I_D = 250 μA	1.0	1.8	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C		-5		mV/°C
$r_{DS(on)}$	Static Drain to Source On Resistance	V_{GS} = 10 V, I_D = 7.5 A		19	23	mΩ
		V_{GS} = 4.5 V, I_D = 6 A		26	35	
		V_{GS} = 10 V, I_D = 7.5 A, T_J = 125 °C		28	33	
g_{FS}	Forward Transconductance	V_{DD} = 5 V, I_D = 7.5 A		21		S

Dynamic Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
C_{iss}	Input Capacitance	V_{DS} = 30 V, V_{GS} = 0 V, f = 1 MHz		881	1235	pF
C_{oss}	Output Capacitance			182	255	pF
C_{rss}	Reverse Transfer Capacitance			6.1	15	pF
R_g	Gate Resistance		0.1	0.5	1.5	Ω

Switching Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 30 V, I_D = 7.5 A, V_{GS} = 10 V, R_{GEN} = 6 Ω		7.3	15	ns
t_r	Rise Time			1.7	10	ns
$t_{d(off)}$	Turn-Off Delay Time			16	29	ns
t_f	Fall Time			1.4	10	ns
$Q_{g(TOT)}$	Total Gate Charge	V_{GS} = 0 V to 10 V; V_{DD} = 30 V, I_D = 7.5 A		12	17	nC
$Q_{g(TOT)}$	Total Gate Charge	V_{GS} = 0 V to 4.5 V; V_{DD} = 30 V, I_D = 7.5 A		5.8	8.1	nC
Q_{gs}	Gate to Source Charge	V_{DD} = 30 V, I_D = 7.5 A		2.7	3.8	nC
Q_{gd}	Gate to Drain “Miller” Charge			1.4	2.0	nC

Drain-Source Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V_{SD}	Source to Drain Diode Forward Voltage	V_{GS} = 0 V, I_S = 2 A (Note 2)		0.8	1.2	V
		V_{GS} = 0 V, I_S = 7.5 A (Note 2)		0.9	1.2	V
t_{rr}	Reverse Recovery Time	I_F = 7.5 A, di/dt = 100 A/μs		23	37	ns
Q_{rr}	Reverse Recovery Charge			9.7	19	nC

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in^2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.



a. 52 °C/W when mounted on a 1 in^2 pad of 2 oz copper.

b. 145 °C/W when mounted on a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
3. E_{AS} of 37 mJ is based on starting T_J = 25 °C, L = 3 mH, I_{AS} = 5 A, V_{DD} = 60 V, V_{GS} = 10 V. 100% test at L = 0.1 mH, I_{AS} = 16 A.
4. Pulse Id measured at td <= 250 μs, refer to Fig 11 SOA graph for more details.

Typical Characteristics T_J = 25 °C unless otherwise noted



Figure 1. On-Region Characteristics



Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage



Figure 3. Normalized On-Resistance vs Junction Temperature



Figure 4. On-Resistance vs Gate to Source Voltage



Figure 5. Transfer Characteristics



Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics T_J = 25 °C unless otherwise noted



Figure 7. Gate Charge Characteristics



Figure 8. Capacitance vs Drain to Source Voltage



Figure 9. Forward Bias Safe Operating Area



Figure 10. Single Pulse Maximum Power Dissipation



Figure 11. Junction-to-Ambient Transient Thermal Response Curve



TOP VIEW



RECOMMENDED LAND PATTERN OPT 1



SIDE VIEW



BOTTOM VIEW



RECOMMENDED LAND PATTERN OPT 2

NOTES:

A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION
MO-229 DATED AUG/2003

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 1994

D. DRAWING FILENAME: MKT-MLP06Prev1.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative