ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



ON Semiconductor[®]

FDS8876 N-Channel PowerTrench[®] MOSFET

30V, 12.5A, 8.2mΩ

Features

- r_{DS(on)} = 8.2mΩ, V_{GS} = 10V, I_D = 12.5A
- r_{DS(on)} = 10.2mΩ, V_{GS} = 4.5V, I_D = 11.4A
- High performance trench technology for extremely low r_{DS(on)}
- Low gate charge
- High power and current handling capability
- RoHS Compliant




General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{DS(on)}$ and fast switching speed.

Applications

DC/DC converters





Symbol		Par	ameter				Ratings		Units
DSS	-	Drain to Source Voltage					30	V	
'GS		Gate to Source Voltage					±20		V
	Drain Cur								_
I _D	Continuou	$T_{A} = 25^{\circ}C, V_{GS} = 10^{\circ}$	V, $R_{\theta JA} = 50^{\circ}C/$	W)		12.5			A
·D		Continuous (T _A = 25°C, V _{GS} = 4.5V, $R_{\theta JA}$ = 50°C/W)				11.4			A
_	Pulsed					91			A
AS		lse Avalanche Energy (N	NOTE 1)			105			mJ
D	Power dis Derate ab	•				2.5			W mW/ ^o
Г _Ј , Т _{STG}		and Storage Temperatu	170			20 55 to 150			°C
「herma	I Chara	cteristics							
$R_{ ext{ heta}JC}$	Thermal F	Resistance, Junction to (Case (Note 2)				25		°C/W
$R_{ hetaJA}$	Thermal F	Resistance, Junction to A	Ambient (Note 2	a)			50		°C/W
$R_{ heta JA}$	Thermal F	Resistance, Junction to A	Ambient (Note 2	b)			125		°C/W
•		ng and Orderin		-					
Device I	0	Device	Package	Reel		Tape V			Intity
FDS8	50/6	FDS8876	SO-8	330n	nn	12n	ım	2500) units
	al Chara								1
Symbol		Parameter	Т	est Condition	าร	Min	Тур	Max	Units
Off Chara	octeristics	6							
3									
VDSS	Drain to S	ource Breakdown Voltag		0μA, V _{GS} = 0\	/	30	-	-	V
B _{VDSS}			ge I _D = 250 V _{DS} = 2	24V		30 -	-	- 1	
DSS	Zero Gate	Voltage Drain Current	V _{DS} = 2 V _{GS} = 0	24V)V T _J :	/ = 150°C				- ν μΑ
DSS	Zero Gate		V _{DS} = 2	24V)V T _J :		-	-	1	
DSS GSS	Zero Gate Gate to So	Voltage Drain Current	V _{DS} = 2 V _{GS} = 0	24V)V T _J :		-	-	1 250	μA
DSS GSS Dn Chara	Zero Gate Gate to So cteristics	voltage Drain Current burce Leakage Current	V _{DS} = 2 V _{GS} = 0 V _{GS} = ±	24V DV T _J : 220V	= 150°C	-	-	1 250 ±100	μA nA
DSS GSS Dn Chara	Zero Gate Gate to So cteristics	Voltage Drain Current	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 4$ $V_{GS} = 1$	4V 20V Τ _J : 20V	= 150°C	-		1 250 ±100	μA
DSS GSS Dn Chara	Zero Gate Gate to So cteristics Gate to So	e Voltage Drain Current burce Leakage Current 5 burce Threshold Voltage	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 4$ $V_{GS} = 1$ $V_{GS} = 12$	$T_{J} = \frac{1}{200}$	= 150°C	-	- - - 6.8	1 250 ±100 2.5 8.2	μA nA
dss <u>Gss</u> On Chara / _{GS(TH)}	Zero Gate Gate to So cteristics Gate to So	voltage Drain Current burce Leakage Current	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $V_{GS} = 12$ $I_{D} = 12$	$V_{\rm L} = V_{\rm L} = V_{\rm$	= 150°C	- - - 1.2 -	- - - 6.8 8.3	1 250 ±100 2.5 8.2 10.2	μA nA
dss <u>Gss</u> On Chara / _{GS(TH)}	Zero Gate Gate to So cteristics Gate to So	e Voltage Drain Current burce Leakage Current 5 burce Threshold Voltage	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $V_{GS} = 12$ $I_{D} = 12$	$\begin{array}{c} 4V \\ V \\ T_{J} \\ 220V \\ \hline \\ 7_{DS}, I_{D} = 250\mu \\ 5A, V_{GS} = 10^{\circ} \\ 4A, V_{GS} = 4.5 \\ 5A, V_{GS} = 10^{\circ} \\ \end{array}$	= 150°C	- - - 1.2 -	- - - 6.8	1 250 ±100 2.5 8.2	μA nA V
DSS GSS Dn Chara /GS(TH) DS(on)	Zero Gate Gate to So cteristics Gate to So Drain to S	voltage Drain Current burce Leakage Current burce Threshold Voltage ource On Resistance	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 4$ $V_{GS} = 12$ $I_D = 12$ $I_D = 12$	$\begin{array}{c} 4V \\ V \\ T_{J} \\ 220V \\ \hline \\ 7_{DS}, I_{D} = 250\mu \\ 5A, V_{GS} = 10^{\circ} \\ 4A, V_{GS} = 4.5 \\ 5A, V_{GS} = 10^{\circ} \\ \end{array}$	= 150°C	- - - 1.2 -	- - - 6.8 8.3	1 250 ±100 2.5 8.2 10.2	μA nA V
DSS GSS Dn Chara /GS(TH) DS(on) Dynamic	Zero Gate Gate to So Gate to So Gate to So Drain to S Characte	voltage Drain Current burce Leakage Current burce Threshold Voltage ource On Resistance	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 4$ $V_{GS} = 12$ $I_D = 12$ $I_D = 12$	$\begin{array}{c} 4V \\ V \\ T_{J} \\ 220V \\ \hline \\ 7_{DS}, I_{D} = 250\mu \\ 5A, V_{GS} = 10^{\circ} \\ 4A, V_{GS} = 4.5 \\ 5A, V_{GS} = 10^{\circ} \\ \end{array}$	= 150°C	- - - - -	- - 6.8 8.3 10.9	1 250 ±100 2.5 8.2 10.2 14.1	μA nA V mΩ
DSS GSS Dn Chara /GS(TH) DS(on) DS(on) Dynamic DISS	Zero Gate Gate to So Gate to So Drain to S Characte Input Cap	e Voltage Drain Current Durce Leakage Current Source Threshold Voltage ource On Resistance	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 4$ $V_{GS} = 12$ $I_D = 12$ $I_D = 11$ $I_D = 12$ $T_J = 150$	$\begin{array}{c} 4V \\ V \\ T_{\rm J} \\ 220V \\ \hline \\ 5A, V_{\rm GS} = 10^{\circ} \\ 4A, V_{\rm GS} = 4.5 \\ 5A, V_{\rm GS} = 10^{\circ} \\ 0^{\circ}{\rm C} \end{array}$	= 150°C	- - - - -	- - 6.8 8.3 10.9	1 250 ±100 2.5 8.2 10.2 14.1 -	μΑ nA V mΩ
DSS GSS Dn Chara (GS(TH) DS(on) DS(on) Dynamic Ciss COSS	Zero Gate Gate to So Gate to So Drain to S Characte Input Cap Output Cap	voltage Drain Current burce Leakage Current burce Threshold Voltage ource On Resistance vristics acitance pacitance	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 4$ $V_{GS} = 12$ $I_D = 12$ $I_D = 11$ $I_D = 12$ $T_J = 150$	$\frac{1}{2}$ $\frac{1}$	= 150°C	- - - - - - - -	- - 6.8 8.3 10.9 1650 330	1 250 ±100 2.5 8.2 10.2 14.1	μΑ nA V mΩ pF pF
DSS GSS On Chara (GS(TH) DS(on) DS(on) Dynamic Coss Coss Crss	Zero Gate Gate to So Gate to So Drain to S Characte Input Cap Output Ca Reverse T	Voltage Drain Current Durce Leakage Current Durce Threshold Voltage Durce On Resistance Pristics acitance Inpacitance Transfer Capacitance	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $I_D = 12$ $I_D = 12$ $I_D = 12$ $T_J = 15$ $V_{DS} = 1$ $f = 1 MH$	$\frac{1}{1}$ $\frac{1}$	= 150°C	- - - - - - - - -	- - 6.8 8.3 10.9 1650 330 180	1 250 ±100 2.5 8.2 10.2 14.1 - - -	μA nA V mΩ pF pF
DSS GSS On Chara On Chara DS(on) DS(o	Zero Gate Gate to So Gate to So Drain to S Characte Input Cap Output Ca Reverse T Gate Resi	voltage Drain Current burce Leakage Current burce Threshold Voltage ource On Resistance vristics acitance pacitance fransfer Capacitance stance	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $I_D = 12$ $I_D = 12$ $I_D = 12$ $T_J = 15$ $V_{DS} = 1$ $f = 1MH$ $V_{GS} = 0$	$\frac{1}{2}$ $\frac{1}$	= 150°C	- - - - - - - 0.6	- - 6.8 8.3 10.9 1650 330 180 2.3	1 250 ±100 2.5 8.2 10.2 14.1 - - - 4.0	μΑ nA V mΩ pF pF Ω
DSS GSS Dn Chara (GS(TH) DS(on) DS(on) DS(on) DS(on) DS(on) CISS COSS CRSS COSS CRSS COSS CRSS COS	Zero Gate Gate to So Gate to So Drain to S Characte Input Cap Output Ca Reverse T Gate Resi Total Gate	voltage Drain Current burce Leakage Current burce Threshold Voltage ource On Resistance vristics acitance pacitance fransfer Capacitance stance charge at 10V	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $I_D = 12$ $I_D = 12$ $I_D = 12$ $T_J = 150$ $V_{DS} = 1$ $f = 1MH$ $V_{GS} = 0$ $V_{GS} = 0$	V_{DV} T_{J} : V_{DS} , $I_{D} = 250\mu$ $5A$, $V_{GS} = 10^{\circ}$ $4A$, $V_{GS} = 4.5$ $5A$, $V_{GS} = 10^{\circ}$ $0^{\circ}C$ $5V$, $V_{GS} = 0V$ I_{Z} 0.5V, $f = 1MHzV_{DV} to 10V$	= 150°C	- - - - - - - 0.6 -	- - 6.8 8.3 10.9 1650 330 180 2.3 28	1 250 ±100 2.5 8.2 10.2 14.1 - - - 4.0 36	- μΑ nA MΩ mΩ pF pF Ω nC
DSS GSS On Chara (GS(TH) DS(on	Zero Gate Gate to So Gate to So Drain to S Characte Input Capa Output Ca Reverse T Gate Resi Total Gate Total Gate	voltage Drain Current burce Leakage Current burce Threshold Voltage ource On Resistance vristics acitance pacitance transfer Capacitance stance charge at 10V c Charge at 5V	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $I_D = 12$ $I_D = 12$ $I_D = 12$ $T_J = 150$ $V_{DS} = 1$ $f = 1MH$ $V_{GS} = 0$ $V_{GS} = 0$	V_{DV} T_{J} : V_{DS} , $I_{D} = 250\mu$ $5A$, $V_{GS} = 10^{\circ}$ $4A$, $V_{GS} = 4.5$ $5A$, $V_{GS} = 10^{\circ}$ $0^{\circ}C$ $5V$, $V_{GS} = 0V$ I_{Z} 0.5V, $f = 1MHzV_{DV} to 10V$	= 150°C	- - - - - - - 0.6 - -	- - 6.8 8.3 10.9 1650 330 180 2.3 28 15	1 250 ±100 2.5 8.2 10.2 14.1 - - - 4.0 36 20	μΑ nA V mΩ pF pF pF Ω nC nC
DSS GSS Dn Chara (GS(TH)) DS(on) DS(on) DS(on) DS(on) DS(on) Oynamic Coss C	Zero Gate Gate to So Gate to So Drain to S Drain to S Characte Input Cap Output Ca Reverse T Gate Resi Total Gate Total Gate Threshold	Voltage Drain Current Durce Leakage Current Current Curree Threshold Voltage Ource On Resistance Current Curr	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $I_D = 12$ $I_D = 12$ $I_D = 12$ $T_J = 150$ $V_{DS} = 1$ $f = 1MH$ $V_{GS} = 0$ $V_{GS} = 0$	$\frac{1}{2}$ $\frac{1}$	= 150°C	- - - - - - 0.6 - -	- - 6.8 8.3 10.9 1650 330 180 2.3 28 15 1.5	1 250 ±100 2.5 8.2 10.2 14.1 - - - 4.0 36 20 2.0	μΑ nA V mΩ pF pF pF Ω nC nC
DSS GSS Dn Chara $\overline{GS(TH)}$ DS(on) DS(on) DS(on) DS(on) DS(on) \overline{O} Criss \overline{C} Criss \overline{C}	Zero Gate Gate to So Gate to So Drain to S Drain to S Characte Input Cap Output Ca Reverse T Gate Resi Total Gate Total Gate Threshold Gate to So	Voltage Drain Current Durce Leakage Current Durce Threshold Voltage ource On Resistance oristics acitance pacitance cransfer Capacitance stance charge at 10V Gate Charge Durce Gate Charge	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $I_D = 12$ $I_D = 12$ $I_D = 12$ $T_J = 150$ $V_{DS} = 1$ $f = 1MH$ $V_{GS} = 0$ $V_{GS} = 0$ $V_{GS} = 0$	V_{DV} T_{J} : V_{DS} , $I_{D} = 250\mu$ $5A$, $V_{GS} = 10^{\circ}$ $4A$, $V_{GS} = 4.5$ $5A$, $V_{GS} = 10^{\circ}$ $0^{\circ}C$ $5V$, $V_{GS} = 0V$ I_{Z} 0.5V, $f = 1MHzV_{DV} to 10V$	= 150°C	- - - - - - - 0.6 - - - - - -	- - 6.8 8.3 10.9 1650 330 180 2.3 28 15 1.5 4.3	1 250 ±100 2.5 8.2 10.2 14.1 - - - 4.0 36 20 2.0 -	μΑ nA V mΩ pF pF pF Ω nC nC nC
DSS GSS Dn Chara (GS(TH)) DS(on) DS(on) DS(on) DS(on) DS(on) DS(on) Oynamic CISS COSS	Zero Gate Gate to So Gate to So Drain to S Drain to S Characte Input Cap Output Ca Reverse T Gate Resi Total Gate Total Gate Threshold Gate to So Gate Char	Voltage Drain Current Durce Leakage Current Current Curree Threshold Voltage Ource On Resistance Current Curr	$V_{DS} = 2$ $V_{GS} = 0$ $V_{GS} = 1$ $V_{GS} = 1$ $I_D = 12$ $I_D = 12$ $I_D = 12$ $T_J = 150$ $V_{DS} = 1$ $f = 1MH$ $V_{GS} = 0$ $V_{GS} = 0$ $V_{GS} = 0$	V_{DV} T_{J} : V_{DS} , $I_{D} = 250\mu$ $5A$, $V_{GS} = 10^{\circ}$ $4A$, $V_{GS} = 4.5$ $5A$, $V_{GS} = 10^{\circ}$ $0^{\circ}C$ $5V$, $V_{GS} = 0V$ I_{Z} 0.5V, $f = 1MHzV_{DV} to 10V$	= 150°C	- - - - - - 0.6 - -	- - 6.8 8.3 10.9 1650 330 180 2.3 28 15 1.5	1 250 ±100 2.5 8.2 10.2 14.1 - - - 4.0 36 20 2.0	μΑ nA V mΩ pF pF pF Ω nC nC


Switchir	ng Characteristics (V _{GS} = 10	0V)				
t _{ON}	Turn-On Time		-	-	63	ns
t _{d(ON)}	Turn-On Delay Time		-	8	-	ns
t _r	Rise Time	V _{DD} = 15V, I _D = 12.5A	-	34	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 10\Omega$	-	53	-	ns
t _f	Fall Time		-	19	-	ns
t _{OFF}	Turn-Off Time		-	-	108	ns


Drain-Source Diode Characteristics

V _{SD}	Source to Drain Diode Voltage	I _{SD} = 12.5A	-	-	1.25	V
		I _{SD} = 2.1A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	I _{SD} = 12.5A, dI _{SD} /dt = 100A/μs	-	-	29	ns
Q _{RR}	Reverse Recovered Charge	I _{SD} = 12.5A, dI _{SD} /dt = 100A/μs	-	-	15	nC


Notes:
 1: Starting T_J = 25°C, L = 1mH, I_{AS} = 14.5A, V_{DD} = 30V, V_{GS} = 10V.
 2: R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0JA} is determined by the user's board design.
 a) 50°C/W when mounted on a 1in² pad of 2 oz copper.


b) 125°C/W when mounted on a minimum pad.





www.onsemi.com 5





Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{0JA}}$$
(EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the design-er's preliminary application evaluation. Figure 21 defines the

 $\mathsf{R}_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary in-formation for calculation of the steady state junction temper-ature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient


thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.


$$R_{\theta JA} = 64 + \frac{26}{0.23 + Area}$$
 (EQ. 2)

The transient thermal impedance (Z_{0JA}) is also effected by varied top copper board area. Figure 22 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.


Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.








SABER Electrical Model



DS8876 N-Channel PowerTrench[®] MOSFET

П



www.onsemi.com 11

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

614233C 648584F IRFD120 JANTX2N5237 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L SBVS138LT1G 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE222 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UF0-7B