ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,



ON Semiconductor®

FDSS2407

N-Channel Dual MOSFET

62V, **3.3A**, **132m**Ω

Features

- 62V, 132mΩ 5V Logic Level Gate Dual MOSFET in SO-8
- 5V Logic Level feedback signal of the drain to source voltage. Multiple devices can be wired "OR'd" to a single monitoring circuit input.
- Gate Drive Disable Input. Multiple devices controllable by a single disable transistor.
- Qualified to AEC Q101


Applications

- Automotive Injector Driver
- Solenoid Driver

General Description


This dual N-Channel MOSFET provides added functions as compared to a conventional Power MOSFET. These are: 1. A drain to source voltage feedback signal and 2. A gate drive disable control function that previously required external discrete circuitry. Including these functions within the MOSFET saves printed circuit board space. The drain to source voltage feedback function provides a 5V level output whenever the drain to source voltage is above 62V. This can monitor the time an inductive load takes to dissipate its stored energy. Multiple feedback signals can be wired "OR'd" together to a single input of the monitoring circuit. The gate disable function allows the device to be turned off independent of the drive signal on the gate. This function permits a second control circuit the ability to deactivate the load if necessary. It can also be wired "OR'd" allowing multiple devices to be controlled by a single open collector / drain control transistor.

Internal Diagram



Pin 5 - Drain Feedback Output

Pin 7 - Gate Drive Disable Input



MOSFET Maximum Rating	S T _A =25°C unless otherwise noted
-----------------------	--

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	62	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ($T_A = 25^{\circ}$ C, $V_{GS} = 10$ V, $R_{\theta JA} = 55^{\circ}$ C/W)	3.3	Α
ID	Continuous ($T_A = 25^{\circ}$ C, $V_{GS} = 5$ V, $R_{\theta JA} = 55^{\circ}$ C/W)	3.0	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	140	mJ
	Power dissipation	2.27	W
P_{D}	Derate above 25°C	18	mW/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 150	°C

Thermal Characteristics

R_{\thetaJA}	Pad Area = 0.50 in ² (323 mm ²) (Note 2)	55	°C/W
$R_{\theta JA}$	Pad Area = 0.027 in ² (17.4 mm ²) (Note 3)	180	°C/W
$R_{\theta JA}$	Pad Area = 0.006 in ² (3.87 mm ²) (Note 4)	200	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
2407	FDSS2407	SO-8	330 mm	12 mm	2500

Electrical Characteristics T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Characteristics							
B _{VDSS}	Drain to Source Breakdown Voltage	$I_D = 5mA$, $V_{GS} = 0V$	62	-	-	V	
I _{DSS} Z	Zero Gate Voltage Drain Current	$V_{DS} = 15V, V_{GS} = 0V$	-	-	1		
		$V_{DS} = 15V, V_{GS} = 0V,$ $T_A = 150^{\circ}C$	-	-	250	μΑ	
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20V	-	-	±100	nA	

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	-	3	V
r _{DS(ON)}	Drain to Source On Resistance	$I_D = 3.3A, V_{GS} = 10V$	-	0.099	0.110	Ω
		$I_D = 3.0A, V_{GS} = 5V$	-	0.115	0.132	

Dynamic Characteristics

C _{ISS}	Input Capacitance	V 15V V 0V	ı	300	-	pF	
C _{OSS}	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ f = 75kHz		-	140	-	pF
C _{RSS}	Reverse Transfer Capacitance			-	16	-	pF
R_{G}	Gate Resistance		·	-	8500	-	Ω
$Q_{g(TOT)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$		-	3.3	4.3	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$	$V_{DD} = 30V$	-	0.4	0.5	nC
	Gate to Source Gate Charge		$I_D = 3.3A$	-	1.2	-	nC
$\frac{Q_gs}{Q_gs2}$	Gate Charge Threshold to Plateau		$I_g = 1.0 \text{mA}$	-	0.8	-	nC
Q_{gd}	Gate to Drain "Miller" Charge			-	2.0	-	nC

t _{ON}	Turn-On Time		-	-	2700	ns
d(ON)	Turn-On Delay Time		-	630	-	ns
r	Rise Time	V _{DD} = 30V, I _D = 3.3A	-	1200	-	ns
d(OFF)	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 47\Omega$	-	8700	-	ns
f	Fall Time		-	3500	-	ns
OFF	Turn-Off Time		_	-	18500	ns

V_{SD}	Source to Drain Diode Voltage	$I_{SD} = 3.3A$	-	-	1.25	V
		I _{SD} = 1.7A	-	-	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 3.3A$, $dI_{SD}/dt = 100A/\mu s$	-	-	45	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 3.3A$, $dISD/dt = 100A/\mu s$	-	-	60	nC

Drain Feedback Characteristics

V _{FBK(Low)} Feedback to Source Voltage	$V_{DS} = 35V, R_{FBK-SOURCE} = 51K\Omega$	-	1	1.5	V
V _{FBK(High)} Feedback to Source Voltage	$V_{DS} = 62V, R_{FBK-SOURCE} = 51K\Omega$	3.5	4.4	-	V

Gate Drive Disable Characteristics

V _{DIS(High)}	Gate Drive Disable Input Voltage, Gate Enabled	$V_{GS} = 5V, I_D = 3.0A, T_J = 25^{\circ}C$	3	ı	ı	V
	Gate Drive Disable Input Voltage, Gate Disabled	$V_{GS} = V_{DS} = 10V, I_D \le 250\mu A,$ $T_J = 150^{\circ}C$	-	-	0.4	V

- 1. Starting T_J = 25°C, L = 42mH, I_{AS} = 2.6A, V_{DD} = 62V, V_{GS} = 10V.

 2. 55°C/W measured using FR-4 board with 0.50 in² (323 mm²) copper pad at 1 second.


 3. 180°C/W measured using FR-4 board with 0.027 in² (17.4 mm²) copper pad at 1000 seconds.

 4. 200°C/W measured using FR-4 board with 0.006 in² (3.87 mm²) copper pad at 1000 seconds.

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

All ON Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.








Figure 1. Normalized Power Dissipation vs
Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs
Ambient Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability







Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to ON Semiconductor Application Notes AN7514

and AN7515

Figure 6. Unclamped Inductive Switching




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Gate Voltage and Drain Current




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature






Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Feedback Voltage vs Drain to Source Voltage




Figure 14. Capacitance vs Drain to Source Voltage




Figure 15. Drain to Source On Resistance vs Gate Disable Voltage




Figure 16. Gate to Source Voltage vs Gate Disable Voltage

Typical Characteristics (Continued) $T_A = 25$ °C unless otherwise noted





Figure 17. Gate Charge Waveforms for Constant Gate Currents

Test Circuits and Waveforms



DEV_{DSS}

V_{DS}

V_{DD}

V_{DD}

Figure 18. Unclamped Energy Test Circuit

Figure 19. Unclamped Energy Waveforms




Figure 20. Gate Charge Test Circuit





Figure 21. Gate Charge Waveforms

Test Circuits and Waveforms (Continued)






Figure 22. Switching Time Test Circuit

Figure 23. Switching Time Waveforms




Figure 24. Gate to Source Voltage vs Gate Disable Voltage

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
 (EQ. 1)

In using surface mount devices such as the SO8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the hoard
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 25

defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized

maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 25 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta JA} = 79.9 + \frac{15}{0.14 + Area}$$
 (EQ. 2)

The transient thermal impedance $(Z_{\theta,JA})$ is also effected by varied top copper board area. Figure 26 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




Figure 25. Thermal Resistance vs Mounting Pad Area






Figure 26. Thermal Impedance vs Mounting Pad Area



Wheatley

SABER Electrical Model REV July 2004 template FDSS2407 n2,n1,n3,n101,n102 electrical n2,n1,n3,n101,n102 var i iscl dp..model dbodymod = (isl=1.1e-12,nl=1.05,ikf=4e-1,rs=4.2e-2,trs1=3e-4,trs2=1.3e-6,cjo=3.3e-10,tt=3e-8,m=0.38,xti=3.5) dp..model dbreakmod = (rs=1,trs1=1e-3,trs2=-9e-6) dp..model ddisablemod = (rs=30, isl=1e-15,bv=4.7,tbv1=-3e-4,tbv2=-3e-6,xti=0) dp..model dfbk1mod = (isl=1e-15,bv=23.8,ikf=2,tbv1=-6e-4,tbv2=6e-6)dp..model dfbk2mod = (rs=1,isl=1e-30,bv=5.6,nl=3.3,nbv=1) dp..model dfbk3mod = (rs=1,isl=1e-15,bv=4.2,nbv=2.5) dp..model dplcapmod = (cjo=1.97e-10,isl=10e-30,nl=10,m=0.84) $m.model mmedmod = (type=_n,vto=1.7,kp=1.08,is=1e-30,tox=1)$ m..model mstrongmod = (type=_n,vto=2,kp=14,is=1e-30,tox=1) m..model mweakmod = $(type=_n, vto=1.5, kp=0.04, is=1e-30, tox=1, rs=0.1)$ m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u sw vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4.0,voff=-3.0) sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3.0,voff=-4.0) sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-1.0,voff=-0.5) sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-1.0) c.ca n12 n8 = 1e-10c.cb n15 n14 = 4e-10c.cin n6 n8 = 2.8e-10LDRAIN DPLCAP DRAIN c.cgate n9 n20 = 5e-9 10 RLDRAIN dp.dbody n7 n5 = model=dbodymod DBODY RSLC1 RFBK1 dp.dbreak n5 n11 = model=dbreakmod dp.dplcap n10 n5 = model=dplcapmod RSLC2 103 dp.ddisable n20 n101 = model=ddisablemod ISCL DFRK1 dp.dfbk1 n104 n103 = model=dfbk1mod DBREAK 1 50 dp.dfbk2 n7 n104 = model=dfbk2mod **INJ FBK** 104 dp.dfbk3 n104 n102 = model=dfbk3mod RDRAIN <u>6</u> 102 **FSG** 11 spe.ebreak n11 n7 n17 n18 = 67.4 DFBK3 **EVTHRES CGATE** $\frac{1}{100}$ spe.eds n14 n8 n5 n8 = 1 19 8 4 MWEAK DFBK2 spe.eqs n13 n8 n6 n8 = 1LGATE EVTEMP GATE spe.esg n6 n10 n6 n8 = 1 RFBK2 **EBREAK** ╼ MMFD spe.evthres n6 n21 n19 n8 = 1 **←**MSTRC spe.evtemp n20 n6 n18 n22 = 1 RLGATE LSOURCE CIN SOURCE GATE i.it n8 n17 = 1DISABLE I.lgate n1 n9 = 1.8e-9 **RSOURCE** I.ldrain n2 n5 = 1.0e-9RLSOURCE **DDISABLE** I.Isource n3 n7 = 0.6e-9RBREAK res.rlgate n1 n9 = 18 res.rldrain n2 n5 = 10res.rlsource n3 n7 = 6 SIB RVTEMP o S2B res.rbreak n17 n18 = 1, tc1=1.05e-3,tc2=-9e-7 СВ 19 res.rdrain n50 n16 = 3.5e-2,tc1=9e-3,tc2=2.7e-5 CA IT **(+**) res.rgate n9 n20 = 8.63e3,tc1=-1.4e-3,tc2=1e-5 VBAT **EGS** res.rfbk1 n5 n103 = 13e3,tc1=-1.4e-3,tc2=1e-6 res.rfbk2 n104 n7 = 2.15e3,tc1=-1.4e-3,tc2=1e-6 res.rslc1 n5 n51 = 1e-6,tc1=2e-3,tc2=6e-6 RVTHRES res.rslc2 n5 n50 = 1e3 res.rsource n8 n7 = 5.3e-2,tc1=3e-3,tc2=1e-6 res.rvthres n22 n8 = 1,tc1=-1.1e-3,tc2=-3.3e-6res.rvtemp n18 n19 = 1,tc1=-1.6e-3,tc2=1e-7 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations (i (n51->n50) +=iscl (v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/20))**3.5))



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L SBVS138LT1G 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE222 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B