28 V Rated OVLO/UVLO Controller with Negative Stress Protection

FPF2260ATMX

Description

FPF2260ATMX is an OVP and UVLO controller with reverse / negative voltage protection. The device controls and drives a pair of external N-MOSFET that can operate over an input voltage range of 2.8 V to 23 V. In that way, with OVP feature implemented, the system can allow huge current as long as the external MOSFET can handle.

When the input voltage exceeds the over-voltage threshold or lower than under-voltage threshold, the external FET is turned off immediately to prevent damage to the protected downstream components.

When the input voltage is stressed a negative voltage, the external FET will also be turned off and prevent OUT dropping to negative voltage.

FPF2260ATMX is available in a small X2QFN12 package and operate over the free-air temperature range of -40°C to +85°C.

Features

- Over-voltage Protection Up to ±28V
- Programmable Over-voltage Lockout (OVLO)
 - Externally Adjustable via OVLO Pin
 - Default OVLO Level without Additional Components
- Programmable Under-voltage Lockout (UVLO)
 - Externally Adjustable via UVLO Pin
- Active-high Enable Pin (EN) for Device
- Super-fast OVLO Response Time: Typical 150 ns
- Negative Voltage Blocking
- Short Circuit Protection and Auto-restart
- Selectable Gate Driver Voltage
- USB OTG Support Mode
- Open-Drain Output Indicators
 - OVFLGB for Over Voltage Stress
 - UVFLAG for Under Voltage Lockout
- Robust ESD Performance
 - 2 kV Human Body Model (HBM)
 - 1 kV Charged Device Model (CDM)

Typical Applications

- Mobile Phones
- PDAs
- Notebooks
- Desktops



ON Semiconductor®

www.onsemi.com



X2QFN12 1.6x1.6, 0.4P CASE 722AG

MARKING DIAGRAM



6B = Specific Device Code


KK = 2-Digits Lot Run Traceability Code

= Pin 1 Identifier

XY = 2-Digit Date Code

Z = Assembly Pant Code

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.




Figure 1. Schematic - Adjustable Option




Figure 2. Simplified Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No. | Name | Description |
|---------|--------|--|
| 1 | GND | Ground |
| 2 | OVLO | OVLO Input: Over Voltage Lockout Adjustment Input |
| 3 | IN | Power Input: External FET Input and Device Supply |
| 4 | GT1 | Gate 1 Output: |
| 5 | GT2 | Gate 2 Output: |
| 6 | OUT | Power Output: External FET Output and Device Supply(More Description) |
| 7 | UVFLAG | UVLO Flag Output: Open-drain output, turn ON the internal MOS to pull down this pin to indicate no Under-Voltage condition on IN |
| 8 | OVFLGB | OVP Flag Output: Open-drain output, turn ON the internal MOS to pull down this pin to indicate Over-Voltage condition on IN |
| 9 | EN | Enable Input: Active HIGH with internal 500 kΩ pull down resistor |
| 10 | GT_CON | Gate Voltage Control Input: VGS select Pin 0: Vgs = 12 V; 1/floating: Vgs = 6V with internal 500 k Ω pull up resistor |
| 11 | UVLO | UVLO Input: Under Voltage Lockout Adjustment Input |
| 12 | TRCB | True RCB Enable Input: 0: no TRCB; 1/floating: Block Reverse Current Entirely with internal 500 k Ω pull up resistor |

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|---------------------|--|-------------|------|
| V _{IN} | Input Voltage Range (Note 1) | -28 to +28 | V |
| V _{OUT} | Output Voltage Range | -0.3 to +28 | V |
| V _{I/O} | Standard I/O Range (UVFLAG, OVFLGB, TRCB, GT_CON) | -0.3 to +6 | V |
| V _{HVIO} | HV I/O Range (OVLO, UVLO, EN) | -0.3 to +28 | V |
| T _{J(max)} | Maximum Junction Temperature | 150 | °C |
| TSTG | Storage Temperature Range | -65 to 150 | °C |
| ESDHBM | ESD Capability, Human Body Model (Note 2) | ±2 | kV |
| ESDCDM | ESD Capability, Charged Device Model (Note 2) | ±1 | kV |
| T _{SLD} | Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions (Note 3) | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

This device series incorporates ESD protection and is tested by the following methods:
 ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)

ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101)

Latch-up Current Maximum Rating: ≤150 mA per JEDEC standard: JESD78

3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

THERMAL CHARACTERISTICS

| Symbol | Rating | Value | Unit |
|----------------|--|-------|------|
| $R_{	heta JA}$ | Thermal Characteristics, X2QFN12 (Note 4) Thermal Resistance, Junction–to–Air (Note 5) | 139.3 | °C/W |

^{4.} Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

5. Values based on 2S2P JEDEC std. PCB.

^{1.} Refer to ELECTRICAL CHĂRACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|--|---|-----|-----|------|
| V _{in} | Supply Voltage on VIN (GT_CON floating) | 4.0 | 22 | V |
| | Supply Voltage on VIN (GT_CON grounded) | | 16 | |
| V _{OVLO} , UVLO, EN, TRCB, GT_CON, OVFLAG, UVFLAG | I/O pins | 0 | 5.5 | V |
| C _{in} | IN Capacitor | 1 | _ | μF |
| C _{out} | OUT Capacitor | 1 | - | μF |
| T _A | Ambient Temperature | -40 | 85 | °C |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS (V_{IN} = 2.9 to 23 V, C_{IN} = 0.1 μ F, C_{OUT} = 0.1 μ F, T_A = -40 to 85°C; For typical values V_{IN} = 5.0 V, $I_{IN} \le 3$ A, C_{IN} = 0.1 μ F, T_A = 25°C, for min/max values T_A = -40°C to 85°C; unless otherwise noted. (Note 6)

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|--|---|--|------|--------|------|--------|
| LEAKAGE A | ND QUIESCENT CURRENTS | • | • | • | • | |
| ΙQ | Input Quiescent Current on VIN | $V_{IN} = 5 \text{ V}, V_{OVLO} = 1 \text{ V}, TRCB = 0, V_{OUT}$ floating | - | 160 | _ | μΑ |
| | | V_{IN} = 20 V, V_{OVLO} = 1 V, TRCB = 0, V_{OUT} floating | - | 400 | - | |
| I _{OFF} | Device turned off current | V _{IN} = 5 V, V _{EN} = 0 V, V _{OUT} = 0 V | - | 120 | - | μΑ |
| I _{IN_Q} | Supply Current during Over Voltage | V _{IN} = 20 V, V _{OVLO} = 1.8 V, V _{OUT} = 0 V | _ | 180 | - | μΑ |
| l _{OVLO} | OVLO Input Leakage Current | V _{OVLO} = V _{OVLO_TH} | -100 | - | 100 | nA |
| OVER VOLT | AGE AND UNDER VOLTAGE LOCKOUT | | | | | |
| V _{DEF_OVLO} | Default Over-Voltage Trip Level | V _{IN} rising, T _A = −40 to 85°C | 5.9 | 6.1 | 6.3 | V |
| V _{DEF_UVLO} | Default Under-Voltage Trip Level | V _{IN} falling, T _A = −40 to 85°C | 1.8 | 2.0 | 2.2 | V |
| V _{OVLO_TH} | OVLO set threshold | V _{OVLO} rising from 1.1 V to 1.3 V, the OVLO voltage to switch off power FET | 1.15 | 1.19 | 1.23 | V |
| V _{HYS_OVLO} | OVLO threshold hysteresis | | _ | 2 | - | % |
| V _{UVLO_TH} | UVLO set threshold | V _{UVLO} falling from 1.3 V to 1.1 V, the UVLO voltage to switch off power FET | 1.15 | 1.17 | 1.23 | V |
| V _{HYS_UVLO} | UVLO threshold hysteresis | | _ | 2 | - | % |
| V _{OV_RNG} | Adjustable OVLO range | V _{OVLO} > 0.5 V | 4 | _ | 22 | V |
| TRCB (IN TF | RCB MODE ONLY, I.E. VTRCB = HIGH/FLO | AT) | | | - | |
| V _{DROP} | TRCB trigger level | V _{IN} = 5 V, I _{LOAD} = 100 mA | _ | 35 | - | mV |
| t _{REL} | TRCB release time | V _{IN} = 5 V | _ | 1 | - | ms |
| O THRESH | OLDS | | | | - | |
| V _{IH_OVLO} V _{IL_OVLO} | OVLO Input Threshold Voltage Voltage Increasing, Logic High Voltage Decreasing, Logic Low | High Low | 0.3 | _ _ | 0.15 | V V |
| GATE DRIVE | ER | • | • | | • | |
| V _{GS} | Turn on status gate positive voltage over | V _{IN} = V _{OUT} = 5 V, V _{GT_CON} = 0 V | _ | 12 | - | V |
| | OUT (Note 8) | V _{IN} = V _{OUT} = 5 V, V _{GT_CON} = 1.8 V | _ | 6 | - | |
| I _{GS} | Turn on status gate positive current | V _{TRCB} = 0 V, V _{IN} = V _{OUT} = 5 V, V _{GT_CON} = 1.8 V, I _{LOAD} = 10 mA | - | - | 10 | μΑ |
| | OVP turn off gate current (Note 9) | V _{IN} = 5 V, V _{GT_CON} = 1.8 V, V _{OVLO} from 1.1 V to 1.3 V | - | - | 3 | Α |

ELECTRICAL CHARACTERISTICS (V_{IN} = 2.9 to 23 V, C_{IN} = 0.1 μ F, C_{OUT} = 0.1 μ F, T_A = -40 to 85°C; For typical values V_{IN} = 5.0 V, $I_{IN} \le 3$ A, C_{IN} = 0.1 μ F, T_A = 25°C, for min/max values T_A = -40°C to 85°C; unless otherwise noted. (Note 6) (continued)

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|----------------------|---------------------------------------|---|--------|-----------|--------|----------|
| I/O AND LO | GIC CONTROL | | | | | |
| V_{IH} | I/O Logic High Voltage | Pins: EN, TRCB, GT_CON | 1.2 | - | _ | V |
| V_{IL} | I/O Logic Low Voltage | | _ | - | 0.5 | V |
| V _{OL} | Output Low Voltage of Open-Drain pins | V _{I/O} = 3.3 V, I _{SINK} = 1 mA, Pins: UVFLAG, OVFLGB | - | _ | 0.4 | V |
| I _{LKG} | Leakage Current of I/O pins | V _{I/O} = 3.3 V, Logic de–asserted, Pins: UVFLAG, OVFLGB, GT_CON | -0.5 | _ | 0.5 | μΑ |
| TIMING | | | | | | |
| t _{SW_DEB} | De-bounce Time of Power FET turned on | Time from 2.5 V < V_{IN} < V_{IN_OVLO} to V_{OUT} = 0.1 x V_{IN} | - | 15 | - | ms |
| t _{OTG_DEB} | De-bounce Time of OTG turned on | Time from $V_{OUT} > 2.8 \text{ V to } V_{IN} = 0.1 \text{ x } V_{OUT}$ | _ | 15 | _ | ms |
| t _{UV_DEB} | De-bounce Time of UVFLAG flag | Time from $V_{IN} > V_{IN_UVLO}$ to UVFLAG < 0.4 V | _ | 130 | _ | μs |
| t _{OV_DEB} | De-bounce Time of OVFLGB flag | Time from $V_{IN} < V_{IN_OVLO}$ to OVFLGB > 1.8 V | _ | 1 | _ | ms |
| t _R | Switch Turn-On rising Time (Note 9) | V_{IN} = 5 V, R_L = 100 $\Omega,$ C_L = 22 $\mu F,$ V_{OUT} from 0.1 x V_{IN} to 0.9 x V_{IN} | - | 2 | - | ms |
| ^t OFF | Switch Turn-Off Time (Note 8, 9) | $\begin{array}{l} R_L = 10~\Omega,~C_L = 0~\mu F,~time~from~V_{IN} > V_{OVLO} \\ to~V_{OUT} = 0.9~x~V_{IN} \\ Internal~OVP~level \\ External~OVP~level~(Note~10) \end{array}$ | - - | 50 100 | - - | ns ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at T_J = T_A = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

^{7.} Refer to the APPLICATION INFORMATION section.

^{8.} Based on the recommended MOSFET devices.

^{9.} Values based on design and/or characterization

^{10.} Depends on the capacitance on OVLO pin.

TYPICAL CHARACTERISTICS




Figure 3. Quiescent Current over Temperature




Figure 4. Quiescent Current over VIN




Figure 5. Power–Up Transient (V_{IN} = 5 V, C_{OUT} = 0.1 μ F)




Figure 6. Power–Down Transient (V_{IN} = 5 V, C_{OUT} = 0.1 μF)

FUNCTION DESCRIPTION

General

FPF2260A is an OVP controller to drive external N-type MOSFETs. The device can protect next stage system which is optimized to lower voltage working condition, especially with ultra-high charging current. The device includes multi-functions including OVP, Advanced TRCB, and Negative Stress protection.

Power MOSFET Driver

The FPF2260A integrates charge pump driver to control external N-type MOSFET pair. The drive voltage can be configured by GPIO for different MOSFET.

The drive voltage for MOSFET can be configured by GPIO pin GT_CON. V_{GS} could be set to 6 V by pull GT_CON to high or floating. Or, V_{GS} will be set to 12 V by pulling GT_CON to ground.

True Reverse Current Blocking and USB OTG

The FPF2260A support advanced TRCB mode by pulling TRCB pin to high or floating it. In the advanced TRCB mode, no reverse current will be seen from OUT to IN through the external MOSFETs if $V_{OUT} - V_{IN} > 30$ mV.

When advanced TRCB mode is active, OTG operation is not supported. If OTG is needed, TRCB pin needs to be pulled down to ground.

Enable Control

The GPIO EN is an active high control pin. When the voltage is pulled low, FPF2260A will disable the external MOSFETs by connecting GT1 to IN and GT2 to OUT.

When EN is logic high, FPF2260A will close external MOSFET if there are no over stressed condition.

Under Voltage Lockout

FPF2260A will turn the FETs off when the voltage on IN is lower than the UVLO threshold $V_{\rm IN\ UVLO}$.

Whenever IN voltage ramps up \bar{to} higher than the threshold, the power FET will be turned on automatically after t_{DEB} de-bounce time if there is no other over stressed condition.

The external resistor ladder can be decided according to the following equation:

$$V_{IN_UVLO} = V_{UVLO_TH} \times [1 + R1 / (R2 + R3)]$$
 (eq. 1)

where R1, R2 and R3 are the resistors in figure 1.

Over Voltage Lockout

The power FET will be turned off whenever IN voltage higher than V_{IN_OVLO} . The value of V_{IN_OVLO} can be set by external resistor ladder or just be default value V_{IN_OVLO} .

When $V_{\rm OVLO} \le 0.3$ V, $V_{\rm OVLO}$ is decided by default value. When $V_{\rm OVLO} > 0.3$ V, the power switch will be turned off once $V_{\rm OVLO} > V_{\rm OVLO_TH}$. The external resistor ladder can be decided according to the following equation:

$$V_{IN_OVLO} = V_{OVLO_TH} \times [1 + (R1 + R2) / R3]$$
 (eq. 2)

where R1, R2 and R3 are the resistors in figure 1.

Negative Voltage Protection

FPF2260 support negative voltage protection to help system avoid unexpected negative stress. The gate of first external power FET, GT1, will be pulled down with the voltage on IN when it is negative. This behavior can keep the external FET at off status till –28 V.

APPLICATIONS INFORMATION

Input Decoupling (Cin)

A ceramic or tantalum at least $0.1~\mu F$ capacitor is recommended and should be put before and close the connection point of MOSFET and FPF2260A IN. Higher capacitance and lower ESR will improve the overall line and load transient response.

Output Decoupling (Cout)

The FPF2260A is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The minimum output decoupling value is 0.1 μ F and can be augmented to fulfill stringent load transient requirements.

Hints for PCB Layout

The external MOSFET is an important part to FPF2260A. The connection of gate should be as short as possible to avoid parasitic resistance and inductance for better OVP performance.

ORDERING INFORMATION


| Part Number | Marking | Package | Shipping [†] |
|-------------|---------|---------|-----------------------|
| FPF2260ATMX | 6B | X2QFN12 | 5000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

.00

X2QFN12 1.6x1.6, 0.4P CASE 722AG **ISSUE A**


DATE 26 SEP 2017




DETAIL B


NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSION b APPLIES TO THE PLATED TERMINALS AND IS MEASURED BETWEEN 0.10 AND 0.20mm FROM THE TERMINAL TIP.
- 4. PROFILE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.



| | MILLIMETERS | | | |
|-----|-------------|-------|------|--|
| DIM | MIN. | NOM. | MAX. | |
| Α | 0.34 | 0.37 | 0.40 | |
| A1 | | - | 0.05 | |
| А3 | 0.127 REF | | | |
| b | 0.15 | 0.175 | 0.20 | |
| | | | | |
| D | 1.55 | 1.60 | 1.65 | |
| E | 1.55 | 1.60 | 1.65 | |
| е | 0.40 BSC | | | |
| L | 0.25 | 0.30 | 0.35 | |
| L2 | 0.45 | 0.50 | 0.55 | |





| _ L ₁ _ L | |
|---------------------------------|----|
| PACKAGE OUTLINE 0.40 PITCH | 2. |
| 0.40 - 12X 0.20 PITCH | |
| RECOMMENDED | |

MOUNTING FOOTPRINT

| DOCUMENT NUMBER: | JMENT NUMBER: 98AON13772G Electronic versions are uncontrolled except when accessed directly from the Doc Printed versions are uncontrolled except when stamped "CONTROLLED COPY" | | | |
|------------------|---|--|-------------|--|
| DESCRIPTION: | X2QFN12 1.6x1.6, 0.4P | | PAGE 1 OF 1 | |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A MIC2012YM-TR NCP45780IMN24RTWG AP22953CW12-7 MAX14919AUP+T MAX14919ATP+ KTS1697AEOAB-TR TCK207AN,LF BD2227G-LBTR TCK126BG,LF XC8111AA010R-G MPQ5072GG-AEC1-P TCK128BG,LF XC8110AA018R-G XC8110AA010R-G XC8111AA018R-G MC33882PEP TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR