ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]ON Semiconductor ${ }^{\text {® }}$

## FPF2411 - IntelliMAX ${ }^{\text {TM }} 6$ V / 6 A - Rated Bi-Directional Switch with Slew Rate Control and RCB

## Features

- Capability: 6 V
- Low Ron
- $\quad 10 \mathrm{~m} \Omega$ at 5 V at PWRA or PWRB (Typ.)
- $\quad 12 \mathrm{~m} \Omega$ at 3.8 V at PWRA or PWRB (Typ.)
- Maximum Current Capability: 6 A (Bi-Directional)
- Ultra-Low lQ:<1 $\mu \mathrm{A}$
- Active LOW Control Pin
- 2 ms Long Slew Rate
- Reverse Current Blocking (RCB) during OFF
- Robust ESD Capability:
- 5 kV HBM, 2 kV CDM
- 15 kV Air Discharge
- 8 kV Contact Discharge Under IEC 61000-4-2


## Applications

- Smartphone / Tablet PC
- Mobile Devices
- Portable Media Devices


## Description

The FPF2411 is a $6 \mathrm{~V} / 6 \mathrm{~A}$-rated bi-directional load sw itch, consisting of a slew -rate-controlled, low -onresistance, P-channel MOSFET switch with protection features. The slew -rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the input pow er rails. The input voltage range operates from 2.3 V to 5.5 V .

Bi-directional sw itching allow s reverse current from V out to $\mathrm{V}_{\mathbb{I}}$. The switching is controlled by active-LOW logic input the ONB pin. The FPF2411 is capable of interfacing directly with low -voltage control signal General-Purpose Input / Output (GPIO).
The FPF2411 is available in 12-bump, $1.235 \mathrm{~mm} \times$ 1.625 mm Wafer-Level Chip-Scale Package (WLCSP) with 0.4 mm pitch.

## Ordering Information

| Part Number | Top <br> Mark | $R_{\text {ON }}$ (Typ.) <br> at 3.8 V $_{\text {IN }}$ | Output <br> Discharge | ONB Pin <br> Functionality | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FPF2411BUCX-F130 | QR | $12 \mathrm{~m} \Omega$ | No | Active LOW | 12-Ball Wafer-Level Chip-Scale <br> Package $($ WLCSP), 3 4 4 Array, <br> 0.4 mm Pitch, $250 \mu \mathrm{~m}$ Ball |

## Application Diagrams



Figure 1. High-Level Application Diagram s


Note: Adding a PTVS such as RDP3101B is recommended at PWRB node in order to avoid device damage from surge or equivalent stress.
Figure 2. Battery Isolation Application

## Block Diagrams



Figure 3. Block Diagram

## Application Scenario

Table 1. PWRA and PWRB can be Input or Output, Depending on Scenario

| PWRA | PWRB | ONB | Operations |
| :---: | :---: | :---: | :---: |
| X | X | HIGH | OFF state <br> PWRA and PWRB are isolated. <br> Current more than ISD or $\mathrm{I}_{\mathrm{RCB}}$ is NOT allow ed. |
| 2.3~5.5 V | Open | HIGH $\rightarrow$ LOW | Turn-on with 2 ms of $\mathrm{t}_{\mathrm{R}}$ at PWRB. |
| Open | 2.3~5.5 V | HIGH $\rightarrow$ LOW | Turn-on with 2 ms of $\mathrm{t}_{\mathrm{R}}$ at PWRA. |
| 2.3~5.5 V | Open | LOW | ON state <br> Operating current is from PWRA. <br> No problem with 6 A DC current flow ing. |
| Open | 2.3~5.5 V | LOW | ON state <br> Operating current is from PWRB. <br> No problem with 6 A DC current flow ing. |
| 2.3~5.5 V | Open | LOW $\rightarrow$ HIGH | Turn-off with 1 ms of $\mathrm{t}_{\mathrm{F}}$ at PWRB. |
| Open | $2.3 \sim 5.5 \mathrm{~V}$ | LOW $\rightarrow$ HIGH | Turn-off w ith 1 ms of $\mathrm{t}_{\mathrm{F}}$ at PWRA. |

Note:

1. $\mathrm{X}=$ Don't care.

## Timing Diagrams



Figure 4. Dynamic Behavior

## Pin Configuration



Figure 5. Top View


Figure 6. Bottom View

## Pin Descriptions

| Pin \# | Name | Description |
| :---: | :--- | :--- |
| A2, B2, B4, C2, C4 | PWRA | Pow er Input / Output: Bi-directional pow er path |
| A1, A3, B1, B3, C3 | PWRB | Pow er Input / Output: Bi-directional pow er path |
| C1 | GND | Ground |
| A4 | ONB | ON/OFF Control Input: Active LOW. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol |  | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {PIN }}$ | PWRA, PWRB, ONB to GND |  | -0.3 | 6.0 | V |
| Isw | Maximum Continuous Sw itch Current |  |  | 6 | A |
| tpd | Total Pow er Dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 1.48 | W |
| TJ | Operating Junction Temperature |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Tsta | Storage Junction Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\Theta_{J A}$ | Thermal Resistance, Junction-to-Ambient (1in. ${ }^{2}$ Pad of 2 oz. Copper) |  |  | $84.1{ }^{(2)}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD | Electrostatic Discharge Capability | Human Body Model, JESD22-A114 | 5 |  | kV |
|  |  | Charged Device Model, JESD22-C101 | 2 |  |  |
|  | IEC61000-4-2 System Level | Air Discharge (PWRA, PWRB, ONB to GND) | 15 |  |  |
|  |  | Contact Discharge (PWRA, PWRB, ONB to GND) | 8 |  |  |

## Note:

2. Measured using 2S2P JEDEC std. PCB.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. On Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {PWRn }}$ | PWRA, PWRB | 2.3 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Operating Temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## DC / AC Characteristics

Unless otherw ise noted, $\mathrm{V}_{\mathbb{I}}=2.3$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$; typical values are at PWRA or PWRB=4.2 V and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VPWRA VPWRB | Input Voltage |  | 2.3 |  | 5.5 | V |
| ISD | Shutdow n Current | $\begin{aligned} & \text { PWRA=ONB=5.5 V, PWRB=Open } \\ & \text { OR } \\ & \text { PWRB=ONB=5.5 } \mathrm{V} \text {, PWRA=Open } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IPWRA IPWRB | Quiescent Current | ONB=GND, lout=0 mA |  |  | 1 | $\mu \mathrm{A}$ |
| Ron | On-Resistance | PWRA, PWRB=3.8 V, lout $=200 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 12 | 17 | $\mathrm{m} \Omega$ |
|  |  | PWRA, PWRB $=5 \mathrm{~V}$, lout $=200 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 16 |  |
| $\mathrm{V}_{\text {IH }}$ | ONB, Input Logic HIGH Voltage ${ }^{(3)}$ | PWRn=4.5 V, LLOAD $=50 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}(\mathrm{Max})=.60^{\circ} \mathrm{C}$ | 4.3 |  |  | V |
|  |  | PWRn=3.6 V, LLOAD $=50 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}($ Max. $)=60^{\circ} \mathrm{C}$ | 3.4 |  |  |  |
| VIL | ONB, Input Logic LOW Voltage ${ }^{(3)}$ | PWRn=4.5 V, LLOAD $=50 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}$ ( Max.$)=60^{\circ} \mathrm{C}$ |  |  | 0.4 |  |
|  |  | PWRn=3.6 V, LLOAD $=50 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}($ Max. $)=60^{\circ} \mathrm{C}$ |  |  | 0.4 |  |
| RPD | Pull-Down Resistance at ONB |  |  | 500 | 700 | k $\Omega$ |
| Dynamic Characteristics: see definitions below |  |  |  |  |  |  |
| toon | Turn-On Delay ${ }^{(4,5,0]}$ | PWRA or PWRB $=4.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$, ONB=HIGH to LOW |  | 1.5 |  | ms |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time ${ }^{(4,5,6)}$ |  |  | 3.0 |  |  |
| ton | Turn-On Time ${ }^{(4,5,6)}$ |  |  | 4.5 |  |  |
| tboff | Turn-Off Delay ${ }^{(4,5,7)}$ | PWRA or PWRB $=4.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$, ONB=LOW to HIGH |  | 5.5 |  | ms |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time ${ }^{(4,5,7)}$ |  |  | 1.0 |  |  |
| toff | Turn-Off Time ${ }^{(4,5,7)}$ |  |  | 6.5 |  |  |

Notes:
3. $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ is tested under $50 \mu \mathrm{~A}$ current load
4. This parameter is guaranteed by design and characterization; not production tested.
5. tdon/tdoff/tr/tr are defined in Figure 4.
6. $t_{O N}=t_{R}+t_{\text {DON }}$.
7. $\mathrm{tofF}_{\mathrm{F}}=\mathrm{t}_{\mathrm{F}}+\mathrm{t}_{\mathrm{DO}} \mathrm{FFF}$.

Table 2. $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}[\mathrm{V}]$

| $\mathbf{I}_{\text {Load }} \backslash \mathbf{V}_{\text {BAT }}$ | $\mathbf{2 . 7} \mathbf{~ V}$ | $\mathbf{3 . 7} \mathbf{V}$ | $\mathbf{4 . 3 5} \mathbf{~ V}$ |
| :---: | :---: | :---: | :---: |
| 0.1 mA | $1.8 / 0.7$ | $2.9 / 0.9$ | $3.4 / 1.0$ |
| 1 mA | $1.1 / 0.7$ | $2.1 / 0.9$ | $2.8 / 1.0$ |
| 3 mA | $1.1 / 0.7$ | $2.1 / 0.9$ | $2.7 / 1.0$ |
| 5 mA | $1.0 / 0.7$ | $2.0 / 0.9$ | $2.7 / 1.0$ |
| 10 mA | $0.9 / 0.7$ | $1.9 / 0.8$ | $2.4 / 0.9$ |
| 30 mA | $0.9 / 0.7$ | $1.5 / 0.8$ | $2.2 / 0.9$ |
| 50 mA | $0.9 / 0.7$ | $1.2 / 0.8$ | $1.9 / 0.9$ |
| 100 mA | $0.9 / 0.7$ | $1.0 / 0.8$ | $1.1 / 0.9$ |

## Typical Performance Characteristics



Figure 7. PWRA Quiescent Supply Current vs. Temperature


Figure 9. PWRA Shutdown Supply Current vs. Temperature


Figure 11. Switch On Resistance vs. Temperature

Figure 13. On Resistance vs. PWRB Voltage


Figure 8. PWRB Quiescent Supply Current vs. Temperature


Figure 10. PWRB Shutdown Supply Current vs. Temperature


Figure 12. On Resistance vs. PWRA Voltage


Figure 14. Switch On Time vs. Temperature

Typical Performance Characteristics (Continued)


Figure 15. Switch Off Time vs. Temperature


Figure 16. Turn-On Response $\left(\mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {out }}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=10 \Omega\right.$ )


Figure 17. Turn-OFF Response ( $\mathrm{V}_{\mathrm{IN}}=4.2 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {out }}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ )

## Operation and Application Description

The FPF2411 is an ultra-low-Ron P-channel load sw itch with bi-directional controlled turn-on and Reverse Current Blocking (RCB). The core is a $12 \mathrm{~m} \Omega$ P-channel MOSFET and controller capable of functioning over a w ide input operating range of 2.3 V to 5.5 V . The ONB pin, active-LOW; controls the state of the switch. RCB functionality blocks unwanted reverse current during OFF states by power switch isolation betw een PWRA and PWRB.

## Inrush Current

Inrush current occurs when the device is turned on. Inrush current is dependent on output capacitance and slew rate control capability, as expressed by:

$$
I_{I N R U S H}=C_{O U T} \times \frac{V_{I N}-V_{I N I T I A L}}{t_{R}}+I_{L O A D}
$$

where:
Cout: Output capacitance;
$t_{R}$ : Slew rate or rise time at $\mathrm{V}_{\text {out }}$;
$\mathrm{V}_{\mathrm{IN}}$ : Input voltage;
$V_{\text {INITIAL: }}$ Initial voltage at Cout, usually GND; and looad: Load current.

Higher inrush current causes higher input voltage drop, depending on the distributed input resistance and input capacitance. High inrush current can cause problems.

FPF2411 has a 3 ms of slew rate capability under $4.2 \mathrm{~V}_{\mathrm{IN}}$ at $1 \mu \mathrm{~F}$ of Cout and $10 \Omega$ of $\mathrm{R}_{\mathrm{L}}$. Inrush current can be minimized and no input voltage drop appears, as show n in Figure 16.

## Reverse-Current Blocking

The reverse-current blocking feature protects the input source against current flow from output to input when the load switch is off by changing the internal body diode direction.

## Bypass Capacitor

To limit the voltage drop on the input supply caused by transient inrush current when the sw itch turns on into a discharged load capacitor; a capacitor must be placed betw een the PWRA or PWRB and GND pins. A ceramic capacitor of at least $1 \mu \mathrm{~F}$ placed close to the pins is usually sufficient.

## Board Layout

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effect that parasitic trace inductance on normal and short-circuit operation. Using wide traces or large copper planes for all pins (PWRA, PWRB, ONB, and GND) minimizes the parasitic electrical effects and the case-to-ambient thermal impedance.

## WLCSP Packing - Embossed Tape FPF2411BUCX Pin1 at 1 o'clock Rev0

Packing D escription:
WLCSP products are classified underMoisture Sensitive Level 1 and are packed in moisture barrier bag for added protection.
The carrier tape is made from dissipative polystyrene or polycarbonate resin. The cover tape is a mulfilayer film primarily composed of polyester $\mathbf{i l m}$, adhesive layer, heat activated sealant, and ant-static sprayed agent. These realed parts in standard option are shipped with 3000 units per 178 mm diameter reel. Up to three reels are packed in each intermediate box. The reels is made of polystyrene plastic(anti-staticcoated or intrinsic).
These full reels are individually barcode labeled and placed inside a pizza box made of recydakie comugated brown paper with a Fairchild logo printing. The reel is packed single reel in the pizza box. And these pizza boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number ofparts shipped.


ESD Logo Label sample


F63TNR Label sample


Tape Leader and Trailer Configuration


WLCSP Embossed Tape Dimension


Dimensions are in millimeters

| Package | $\begin{gathered} A_{0} \\ +/-0.05 \end{gathered}$ | $\begin{gathered} \mathrm{Bo} \\ +/-0.05 \end{gathered}$ | $\begin{gathered} D \\ +0.10 \\ \hline \end{gathered}$ | $\mathrm{D}_{1}$ <br> min. | $\underset{+/-0.1}{E}$ | $\begin{gathered} F \\ +\mathcal{l}-0.1 \end{gathered}$ | $\begin{gathered} K_{0} \\ +i-0.05 \end{gathered}$ | $\begin{array}{r} \mathrm{P}_{1} \\ \mathrm{TYP} \end{array}$ | $\begin{aligned} & \text { Po } \\ & \text { TYP } \end{aligned}$ | $\begin{gathered} \mathrm{P}_{2} \\ +i-0.05 \end{gathered}$ | $\begin{gathered} \text { T } \\ \text { TYP } \end{gathered}$ | $\begin{gathered} \text { Tc } \\ +/-0.005 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ +<-0.3 \end{gathered}$ | Wc <br> TYP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FPF2411UCX | 1.55 | 1.95 | 1.50 | 0.5 | 1.75 | 3.5 | 0.75 | 4 | 4 | 2.0 | 0.25 | 0.06 | 8 | 5.3 |

Notes: $A_{0}, B 0$, and Ko dimensionsare determined with respect to the EIA/JEDEC RS-481 rotational and lateral movement requirements(see sketches $A, B$, and $C$ ).


20 deg maximum component rotation
Sketch A(Side or Front Sectional View) ComponentRotation



## Physical Dimensions



Figure 18. 12-Ball, 3x4 Array, 0.4 mm Pitch, $250 \mu \mathrm{~m}$ Ball, Wafer-Level Chip-Scale Package (WLCSP)

## Nominal Values

| Bump <br> Pitch | Overall Package <br> Height | Silicon <br> Thickness | Solder Bump <br> Height | Solder Bump <br> Diameter |
| :---: | :---: | :---: | :---: | :---: |
| 0.4 mm | 0.586 mm | 0.378 mm | 0.208 mm | 0.260 mm |

## Product-Specific Dimensions

| Product | $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: | :---: |
| FPF2411BUCX-F130 | 1.235 mm | 1.625 mm | 0.2125 mm | 0.2175 mm |

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not desig ned, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. Amer ic an Technical Support: 800-282-9855 Toll Free USA/Canada.

## Eur ope, Middle East and Afr ica Technical Support: Order Literature: http://www.onsemi.com/orderlit

Phone: 421337902910
Japan Customer Focus Center For additional information, please contact your local Phone: 81-3-5817-1050

ON Semic onductor Website: www.onsemi.com Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A MIC2012YM-TR NCP45780IMN24RTWG AP22953CW12-7 MAX14919AUP+T MAX14919ATP+ KTS1697AEOAB-TR TCK207AN,LF BD2227G-LBTR TCK126BG,LF XC8111AAA010R-G MPQ5072GG-AEC1-P TCK128BG,LF XC8110AA018R-G XC8110AA010R-G XC8111AA018R-G MC33882PEP TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

