



Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.



ON Semiconductor®

April 2017

FPF3042 IntelliMAX™ 18 V-Rated, Dual-Input, Single-Output, Power-Source-Selector Switch

Features

- Dual-Input, Single-Output Load Switch (DISO)
- Input Supply Operating Range:
 - 4.0 V~12.4 V at V_{IN}
 - 4.0 V~12.4 V at V_{BUS}
- Typical R_{ON} :
 - 95 m Ω at $V_{IN}=5$ V
 - 70 m Ω at $V_{BUS}=5$ V
- Bidirectional Switch for V_{IN} and V_{BUS}
- Slew Rate Controlled:
 - 50 μ s at V_{IN} for < 4.7 μ F C_{OUT}
 - 90 μ s at V_{BUS} for < 4.7 μ F C_{OUT}
- Maximum I_{SW} : 2.7 A per Channel
- Break-Before-Make Transition
- Under-Voltage Lockout (UVLO)
- Over-Voltage Lockout (OVLO)
- Thermal Shutdown
- Logic CMOS IO Meets JESD76 Standard for GPIO Interface and Related Power Supply Requirements
- ESD Protected:
 - Human Body Model: >3 kV
 - Charged Device Model: >1.5 kV
 - IEC 61000-4-2 Air Discharge: >15 kV
 - IEC61000-4-2 Contact Discharge: >8 kV

Description

The FPF3042 is an 18 V-rated Dual-Input Single-Output (DISO) load switch consisting of two channels of slew-rate-controlled, low-on-resistance, N-channel MOSFET switches with protection features. The slew-rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the input power rails. The input voltage range operates from 4.0 V to 12.4 V at both V_{BUS} and V_{IN} to align with the needs of high-voltage portable device power rails.

Both V_{IN} and V_{BUS} have the over-voltage protection of 14 V (typical) to avoid damage to the system.

V_{IN} and V_{BUS} bidirectional switching allows reverse current from V_{OUT} to V_{IN} or V_{BUS} for On-The-Go, (OTG) Mode. The switching is controlled by logic input EN and V_{IN_SEL} is capable of interfacing directly with low-voltage control signal General-Purpose Input / Output (GPIO).

FPF3042 is available in 1.76 mm x 1.96 mm Wafer-Level Chip-Scale Package (WLCSP), 16-bump, 0.4 mm pitch.

Applications

- Input Power-Selection Block Supporting USB and Wireless Charging
- Smart Phone / Tablet PC

Ordering Information

Part Number	Top Mark	Channel	Typical R_{ON} per Channel at 5 V_{IN}	Rise Time (t_R)	Package
FPF3042UCX	TR	DISO	95 m Ω for V_{IN}	50 μ s for V_{IN}	16-Bump, 1.76 mm x 1.96 mm, Wafer-Level Chip-Scale Package (WLCSP), 0.4 mm Pitch
			70 m Ω for V_{BUS}	90 μ s for V_{BUS}	

Application Diagram




Figure 1. Typical Application




Figure 2. Example Circuit for OTG Operation with Low-Voltage GPIO

Block Diagram





Figure 3. Functional Block Diagram

Pin Configuration



Top View

Figure 4. Pin Assignment (Top View)




Figure 5. Pin Assignment (Bottom View)

Pin Description

Pin #	Name	Input / Output	Description
A1, B1, C1	V _{BUS}	Input / Output	V_{BUS} at USB: Power input / output; bi-directional switch when V _{IN_SEL} = LOW.
A4, B4, C4	V _{IN}	Input / Output	V_{IN} Supply Input: Power input / output; bi-directional switch when V _{IN_SEL} = HIGH.
A2, A3, B3, C3	V _{OUT}	Input / Output	Switch Output: Power input / output
C2	EN	Input	Enable: Active HIGH; EN voltage ≥ 2.5 V can power internal circuit when V _{IN} and V _{BUS} are absent. 1 MΩ pull-down resistor is included.
D4	V _{IN_SEL}	Input / Output	Supply Selector & Status: Input power source selection input and status output. This signal is ignored during EN=LOW. Selector input during EN=HIGH: HIGH = switch V _{IN} to V _{OUT} / LOW = switch V _{BUS} to V _{OUT} . Status output during EN=LOW: HIGH = V _{IN} is used for V _{OUT} / LOW = V _{BUS} is used for V _{OUT} .
D3	DF_IN	Input	Default Supply Selector during EN=LOW: Floating = V _{BUS} connects to V _{OUT} . LOW = V _{IN} connects to V _{OUT} . This signal is ignored during EN=HIGH. 1 μA pull-up current source is included.
B2	Other_V _{IN_AVA}	Output	Other Supply Input Status: Open-drain output. HIGH-Z = both V _{IN} and V _{BUS} are valid. LOW = the other power source is not valid.
D1, D2	GND		Ground

Table 1. Truth Table

EN	V _{IN} >V _{UVLO}	V _{BUS} >V _{UVLO}	V _{IN_SEL}	DF_IN	Other_V _{IN_AVA}	V _{OUT}	Comment
HIGH	X	X	LOW	X	HI-Z if V _{IN} & V _{BUS} >V _{UVLO} LOW if V _{IN} or V _{BUS} <V _{UVLO}	V _{BUS}	V _{OUT} is selected by V _{IN_SEL} Bidirectional channel
HIGH	X	X	HIGH	X	HI-Z if V _{IN} & V _{BUS} >V _{UVLO} LOW if V _{IN} or V _{BUS} <V _{UVLO}	V _{IN}	
LOW	YES	NO	HIGH	X	LOW	V _{IN}	Automatic selection to valid input V _{IN_SEL} is output.
LOW	NO	YES	LOW	X	LOW	V _{BUS}	
LOW	YES	YES	LOW	Floating	HIGH-Z	V _{BUS}	V _{OUT} is selected by DF_IN V _{IN_SEL} is output.
LOW	YES	YES	HIGH	LOW	HIGH-Z	V _{IN}	
LOW	NO	NO	NO	X	Floating	Floating	OFF

Notes:

1. Internal pull-down at EN.
2. 1 μA pull-up current source at DF_IN.

Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameters		Min.	Max.	Unit	
V _{PIN}	V _{IN} , V _{BUS} to GND	Continuous	-1.4	18.0	V	
		Pulsed, 100 ms Maximum Non-Repetitive	-2.0			
	V _{OUT} to GND ⁽³⁾		-0.3	16.0		
	EN, DF_IN, V _{IN_SEL} , Other_V _{IN_AVA} to GND		-0.3	6.0		
I _{SW}	Maximum Continuous Switch Current per Channel		T _A =25°C	2.70	A	
			T _A =65°C	2.70		
			T _A =75°C	2.50		
			T _A =85°C	2.25		
t _{PD}	Total Power Dissipation at T _A =25°C			2.25	W	
T _J	Operating Junction Temperature		-40	+150	°C	
T _{STG}	Storage Junction Temperature		-65	+150	°C	
θ _{JA}	Thermal Resistance, Junction-to-Ambient (1in. Square Pad of 2 oz. Copper)			55 ⁽⁴⁾	°C/W	
ESD	Electrostatic Discharge Capability	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	3.0		kV	
		Charged Device Model, JESD22-C101	1.5			
		IEC61000-4-2 System Level ⁽⁵⁾	Air Discharge (V _{IN} , V _{BUS} to GND)	15.0		
			Contact Discharge (V _{IN} , V _{BUS} to GND)	8.0		

Notes:

- If an external voltage of more than 13 V is applied to V_{OUT}, the slew rate should be <1 V/ms from 13 V.
- Measured using 2S2P JEDEC standard PCB.
- System-level ESD can be guaranteed by design.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameters	Min.	Max.	Unit
V _{PIN}	V _{IN}	4.0	12.4	V
	V _{BUS}	4.0	12.4	
T _A	Ambient Operating Temperature	-40	+85	°C

Electrical Characteristics

$V_{IN}=4$ to 12.4 V, $V_{BUS}=4$ to 12.4 V, $T_A=-40$ to 85°C unless otherwise noted. Typical values are at $V_{IN}=V_{BUS}=5$ V, $EN=HIGH$ and $T_A=25^\circ C$ unless otherwise noted.

Symbol	Parameters	Condition	Min.	Typ.	Max.	Unit
V_{IN}	Input Voltage from V_{IN}		4.0		12.4	V
V_{BUS}	Input Voltage from V_{BUS}		4.0		12.4	V
I_Q	Quiescent Current	$I_{OUT}=0$ mA, $EN=HIGH$, V_{IN} or $V_{BUS}=5$ V		55	120	μA
		$I_{OUT}=0$ mA, $EN=5$ V, V_{IN} and $V_{BUS}=GND$		33	70	μA
R_{ON}	On Resistance for V_{IN}	$V_{IN}=12$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$		95		m Ω
		$V_{IN}=8$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$		95		
		$V_{IN}=5$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$		95	150	
		$V_{IN}=5$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$ to 85°C(6)			200	
	On Resistance for V_{BUS}	$V_{BUS}=12$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$		70		m Ω
		$V_{BUS}=6$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$		70		
		$V_{BUS}=5$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$		70	100	
		$V_{BUS}=5$ V, $I_{OUT}=200$ mA, $T_A=25^\circ C$ to 85°C(6)			140	
V_{IH}	Input Logic High Voltage	$V_{IN}, V_{BUS} = 4.0$ V~12.4 V	1.15			V
V_{IL}	Input Logic Low Voltage	$V_{IN}, V_{BUS} = 4.0$ V~12.4 V			0.52	V
$V_{EN(OTG)}$	EN Voltage in OTG Mode(6)	V_{IN} & $V_{BUS}=Float$ or V_{IN} & $V_{BUS} < V_{UVLO}$	2.5			V
R_{EN_PD}	Pull-Down Resistance at EN			1000		k Ω
Protection						
V_{UVLO}	Under-Voltage Lockout Threshold	V_{IN} or V_{BUS} Rising	3.05	3.50	4.00	V
		V_{IN} or V_{BUS} Falling	2.55	3.00	3.55	V
V_{UVHYS}	Under-Voltage Lockout Hysteresis			0.5		V
V_{OVLO}	Over-Voltage Lockout Threshold	V_{IN} Rising Threshold	12.9	14.0	15.0	V
		V_{IN} Falling Threshold	12.4	13.5	14.5	V
		V_{BUS} Rising Threshold	12.9	14.0	15.0	V
		V_{BUS} Falling Threshold	12.4	13.5	14.5	V
V_{OVHYS}	Over-Voltage Lockout Hysteresis	V_{IN}		0.5		V
		V_{BUS}		0.5		V
T_{SDN}	Thermal Shutdown Threshold			150		$^\circ C$
T_{SDNHYS}	Thermal Shutdown Hysteresis			20		$^\circ C$
Reverse Current Blocking (RCB)						
I_{RCB}	V_{IN} or V_{BUS} Current During RCB	$V_{OUT}=8$ V, V_{IN} or $V_{BUS}=GND$			30	μA
Dynamic Characteristics						
t_r	V_{OUT} Rise Time, V_{BUS} (6:7)	$V_{IN}=V_{BUS}=5$ V, $R_L=150$ Ω , $C_L=4.7$ μF , $T_A=25^\circ C$		90		μs
	V_{OUT} Rise Time, V_{IN} (6:7)			50		
t_f	V_{OUT} Fall Time(6:7)			1.4		ms
t_{TRAN}	Transition Delay(6:7)			50	100	ms
t_{SD}	Selection Delay(6:7)				50	μs

Notes:

- This parameter is guaranteed by characterization and/or design; not production tested.
- $t_{SD}/t_{TRAN}/t_r/t_f$ are defined in Figure 6.

Timing Diagram




Figure 6. Transition Delay ($V_{IN}=V_{BUS}=5\text{ V}$)

Typical Characteristics




Figure 7. V_{IN} Quiescent Current (I_q) vs. Temperature




Figure 8. V_{BUS} Quiescent Current (I_q) vs. Temperature




Figure 9. V_{IN} Quiescent Current vs. Supply Voltage




Figure 10. V_{BUS} Quiescent Current vs. Supply Voltage




Figure 11. V_{IN} On Resistance ($m\Omega$) vs. Temperature




Figure 12. V_{BUS} On Resistance ($m\Omega$) vs. Temperature




Figure 13. V_{IN} On Resistance ($m\Omega$) vs. Supply Voltage




Figure 14. V_{BUS} On Resistance ($m\Omega$) vs. Supply Voltage

Typical Characteristics (Continued)




Figure 15. V_{IN_SEL} Input Logic HIGH & Low Voltage vs. Temperature




Figure 16. EN Input Logic HIGH & Low Voltage vs. Temperature




Figure 17. DF_IN Logic HIGH & Low Voltage vs. Temperature




Figure 18. V_{IN_VULVO} vs. Temperature




Figure 19. V_{BUS_VULVO} vs. Temperature




Figure 20. V_{IN_VOVL0} vs. Temperature




Figure 21. V_{BUS_VOVL0} vs. Temperature




Figure 22. V_{OUT} t_R vs. Temperature

Typical Characteristics (Continued)




Figure 23. V_{OUT} t_F vs. Temperature




Figure 25. Power Source Transition (V_{IN}=V_{BUS}=5 V, EN=HIGH, V_{IN_SEL}=LOW→HIGH→LOW, C_{OUT}=4.7 μF, R_L=150 Ω)




Figure 24. t_{TRAN} vs. Temperature




Figure 26. V_{IN} On Response (V_{IN}=GND→5 V, V_{BUS}=EN=GND, C_{OUT}=4.7 μF, R_L=150 Ω)




Figure 27. V_{BUS} On Response (V_{BUS}=GND→5 V, V_{IN}=EN=GND, C_{OUT}=4.7 μF, R_L=150 Ω)




Figure 28. Off Response (V_{IN}=V_{BUS}=5 V, EN=HIGH, V_{IN_SEL}=LO→HIGH or HIGH→LOW, C_{OUT}=4.7 μF, R_L=150 Ω)




Figure 29. V_{IN} Over-Voltage Protection Response (V_{IN}=5 V→15 V, V_{BUS}=5 V, EN=V_{IN_SEL}=HIGH, C_{OUT}=4.7 μF, R_L=150 Ω)




Figure 30. V_{BUS} Over-Voltage Protection Response (V_{BUS}=5 V→15 V, V_{IN}=5 V, EN=HIGH, V_{IN_SEL}=LOW, C_{OUT}=4.7 μF, R_L=150 Ω)

Operation and Application Information

The FPF3042 is an 18 V, 2.7 A-rated, Dual-Input Single-Output (DISO) N-channel MOSFET load switch with slew-rate-controlled and low on resistance. The input operating range is from 4 V to 12.4 V at V_{BUS} and at V_{IN} . The internal circuitry is powered from the highest voltage source among V_{IN} , V_{BUS} , and EN.

Input Power-Source Selection

The input power source can be selected by V_{IN_SEL} and DF_IN, respectively, depending on the EN state. When EN is HIGH, the input source is selected by V_{IN_SEL} regardless of DF_IN. If V_{IN_SEL} is LOW, V_{BUS} is selected. If V_{IN_SEL} is HIGH, V_{IN} is selected.

Table 2. Input Power Selection by V_{IN_SEL}

EN	$V_{IN} > V_{UVLO}$	$V_{BUS} > V_{UVLO}$	V_{IN_SEL}	DF_IN	V_{OUT}
HIGH	X	X	LOW	X	V_{BUS}
HIGH	X	X	HIGH	X	V_{IN}

When EN is LOW, the input source is selected by DF_IN and the number of valid input sources. If only one input source is valid (greater than $V_{UVLO(MAX)}$), the source is selected automatically, regardless of DF_IN, to make charging path in case the battery is depleted. If both V_{BUS} and V_{IN} have valid input sources, the input source is selected by DF_IN. If DF_IN is LOW, V_{IN} is selected. If DF_IN is HIGH or floating, V_{BUS} is selected. DF_IN is biased HIGH with an internal 1 μ A pull-up current source.

Table 3. Input Power Selection by DF_IN

EN	$V_{IN} > V_{UVLO}$	$V_{BUS} > V_{UVLO}$	V_{IN_SEL}	DF_IN	V_{OUT}
LOW	YES	NO	HIGH	X	V_{IN}
LOW	NO	YES	LOW	X	V_{BUS}
LOW	YES	YES	LOW	Floating	V_{BUS}
LOW	YES	YES	HIGH	LOW	V_{IN}
LOW	NO	NO	X	X	Floating

V_{IN_SEL} can be the status output to indicate which input power source is used during EN is LOW. If V_{IN} is used, V_{IN_SEL} shows HIGH. If V_{BUS} is used, V_{IN_SEL} shows LOW. The voltage level of HIGH signal is 5.3 V if any one of V_{IN} , V_{BUS} , or EN is higher than 5.3 V. The signal

is highest voltage among V_{IN} , V_{BUS} , and EN if none of them is higher than 5.3 V.

EN Voltage for Control Logic Power Supply

Internal control logic is powered from the highest voltage among V_{IN} , V_{BUS} , and V_{EN} . If valid V_{IN} or V_{BUS} higher than UVLO is applied, ON/OFF control by EN should be accomplished with V_{IH}/V_{IL} . If EN powers the internal control block without valid V_{IN} and V_{BUS} , more than 2.5 V is required on the EN pin to operate properly.

Over-Voltage Protection (OVP)

The FPF3042 includes over-voltage protection at both V_{IN} and V_{BUS} . If V_{IN} or V_{BUS} is higher than 14 V (typical), the power switch is off until input voltage is lower than the over-voltage trip level by a hysteresis voltage of 0.5 V.

Reverse Power Supply for OTG

The bidirectional switch allows reverse power for On-The-Go (OTG) operation. Even if both V_{IN} and V_{BUS} are unavailable, reverse power can be supported if internal control circuitry is powered by EN.

Reverse-Current Blocking (RCB)

FPF3042 supports reverse-current blocking during EN LOW and an unselected channel.

Thermal Shutdown

During thermal shutdown, the power switch is turned off if junction temperature exceeds 150°C to avoid damage.

Wireless Charging System

FPF3042 can be used as an input power selector supporting Travel Adaptor (TA) and Wireless Charging (WC) with a single-input-based battery charger or Power Management IC (PMIC), including a charging block as shown in Figure 31. The system can recognize an input power source change between 5 V TA and 5 V WC without detection circuitry because FPF3042 has a 100 ms transition delay. OTG Mode can be supported without an additional power path, such as a MOSFET.





Figure 31. Input Power Selector for Wireless Charging System


Product Specific Package Information

D	E	X	Y
1.96 mm ±0.03 mm	1.76 mm ±0.03 mm	0.28 mm	0.38 mm


REVISIONS			
REV	DESCRIPTION	DATE	APP'D / SITE
1	Initial drawing release.	3-31-08	L. England
2	Changed land pad solder mask to individual pad openings. Other general updates for drawing consistency.	3-31-08	L. England / FSME





TOP VIEW



RECOMMENDED LAND PATTERN (NSMD PAD TYPE)



SIDE VIEWS



BOTTOM VIEW

NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILNAME: MKT-UC016Arev2.

APPROVALS		DATE	FAIRCHILD SEMICONDUCTOR™			
DRAWN	L. England	10-26-09	16BALL WLCSP, 4X4 ARRAY 0.4MM PITCH, 250UM BALL			
DFTG. CHK.	E. Shacham	10-26-09				
ENGR. CHK.						
			SCALE	SIZE	DRAWING NUMBER	REV
			N/A	N/A	MKT-UC016AA	2
			DO NOT SCALE DRAWING		SHEET 1 of 1	

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Power Switch ICs - Power Distribution category:](#)

Click to view products by [ON Semiconductor manufacturer:](#)

Other Similar products are found below :

[TCK111G,LF\(S\)](#) [FPF1018](#) [DS1222](#) [TCK2065G,LF](#) [SZNCP3712ASNT3G](#) [MIC2033-05BYMT-T5](#) [MIC2033-12AYMT-T5](#) [MIC2033-05BYM6-T5](#) [SLG5NT1437VTR](#) [SZNCP3712ASNT1G](#) [DML1008LDS-7](#) [KTS1670EDA-TR](#) [KTS1640QGDV-TR](#) [KTS1641QGDV-TR](#) [NCV459MNWTBG](#) [FPF2260ATMX](#) [U6513A](#) [MIC2012YM-TR](#) [NCP45780IMN24RTWG](#) [MAX14919ATP+](#) [MC33882PEP](#) [TPS2104DBVR](#) [MIC2098-1YMT-TR](#) [MIC94062YMT TR](#) [MP6231DN-LF](#) [MIC2015-1.2YM6 TR](#) [MIC2075-2YM](#) [MIC94068YML-TR](#) [SIP32461DB-T2-GE1](#) [NCP335FCT2G](#) [TCK105G,LF\(S\)](#) [AP2411S-13](#) [AP2151DSG-13](#) [MIC94094YC6-TR](#) [MIC94093YC6-TR](#) [MIC94064YC6-TR](#) [MIC94061YMT-TR](#) [MIC2505-1YM](#) [MIC94305YMT-TR](#) [MIC94085YFT-TR](#) [MIC94081YFT-TR](#) [MIC94042YFL-TR](#) [MIC94041YFL-TR](#) [MIC2005-1.2YM6-TR](#) [TPS2032QDRQ1](#) [NCP333FCT2G](#) [BTS3050TFATMA1](#) [NCP331SNT1G](#) [TPS2092DR](#) [TPS2063DR](#)