

#### Is Now Part of



# ON Semiconductor®

# To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">guestions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



April 2017

# FPF3042 IntelliMAX<sup>™</sup> 18 V-Rated, Dual-Input, Single-Output, Power-Source-Selector Switch

#### **Features**

- Dual-Input, Single-Output Load Switch (DISO)
- Input Supply Operating Range:
  - 4.0 V~12.4 V at V<sub>IN</sub>
  - 4.0 V~12.4 V at V<sub>BUS</sub>
- Typical R<sub>ON</sub>:
  - 95 m $\Omega$  at V<sub>IN</sub>=5 V
  - 70 mΩ at V<sub>BUS</sub>=5 V
- Bidirectional Switch for V<sub>IN</sub> and V<sub>BUS</sub>
- Slew Rate Controlled:
  - 50  $\mu$ s at  $V_{IN}$  for  $< 4.7 \mu$ F  $C_{OUT}$
  - 90 μs at V<sub>BUS</sub> for < 4.7 μF C<sub>OUT</sub>
- Maximum I<sub>SW</sub>: 2.7 A per Channel
- Break-Before-Make Transition
- Under-Voltage Lockout (UVLO)
- Over-Voltage Lockout (OVLO)
- Thermal Shutdown
- Logic CMOS IO Meets JESD76 Standard for GPIO Interface and Related Power Supply Requirements
- ESD Protected:

Human Body Model: >3 kVCharged Device Model: >1.5 kV

IEC 61000-4-2 Air Discharge: >15 kV

IEC61000-4-2 Contact Discharge: >8 kV

#### **Description**

The FPF3042 is an 18 V-rated Dual-Input Single-Output (DISO) load switch consisting of two channels of slew-rate-controlled, low-on-resistance, N-channel MOSFET switches with protection features. The slew-rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the input power rails. The input voltage range operates from 4.0 V to 12.4 V at both  $V_{\text{BUS}}$  and  $V_{\text{IN}}$  to align with the needs of high-voltage portable device power rails.

Both  $V_{\text{IN}}$  and  $V_{\text{BUS}}$  have the over-voltage protection of 14 V (typical) to avoid damage to the system.

 $V_{IN}$  and  $V_{BUS}$  bidirectional switching allows reverse current from  $V_{OUT}$  to  $V_{IN}$  or  $V_{BUS}$  for On-The-Go, (OTG) Mode. The switching is controlled by logic input EN and  $V_{IN\_SEL}$  is capable of interfacing directly with low-voltage control signal General-Purpose Input / Output (GPIO).

FPF3042 is available in 1.76 mm x 1.96 mm Wafer-Level Chip-Scale Package (WLCSP), 16-bump, 0.4 mm pitch.

#### **Applications**

- Input Power-Selection Block Supporting USB and Wireless Charging
- Smart Phone / Tablet PC

#### **Ordering Information**

Part Number	Top Mark	Channel	Typical R <sub>ON</sub> per Channel at 5 V <sub>IN</sub>	Rise Time (t <sub>R</sub> )	Package
			95 m $\Omega$ for $V_{\text{IN}}$	50 $\mu s$ for $V_{IN}$	16-Bump, 1.76 mm x 1.96 mm,
FPF3042UCX	TR	DISO	70 mΩ for V <sub>BUS</sub>	90 μs for V <sub>BUS</sub>	Wafer-Level Chip-Scale Package   (WLCSP), 0.4 mm Pitch

#### **Application Diagram**




Figure 1. Typical Application




Figure 2. Example Circuit for OTG Operation with Low-Voltage GPIO

## **Block Diagram**




Figure 3. Functional Block Diagram

# **Pin Configuration**




Figure 4. Pin Assignment (Top View)




Figure 5. Pin Assignment (Bottom View)

#### **Pin Description**

Pin #	Name	Input / Output	Description
A1, B1, C1	V <sub>BUS</sub>	Input / Output	V <sub>BUS</sub> at USB: Power input / output; bi-directional switch when V <sub>IN_SEL</sub> = LOW.
A4, B4, C4	VIN	Input / Output	V <sub>IN</sub> Supply Input: Power input / output; bi-directional switch when V <sub>IN_SEL</sub> = HIGH.
A2, A3, B3, C3	V <sub>OUT</sub>	Input / Output	Switch Output: Power input / output
C2	EN	Input	Enable: Active HIGH; EN voltage ≥ 2.5 V can power internal circuit when V <sub>IN</sub> and V <sub>BUS</sub> are absent. 1 MΩ pull-down resistor is included.
D4	V <sub>IN_</sub> SEL	Input / Output	Supply Selector & Status: Input power source selection input and status output. This signal is ignored during EN=LOW. Selector input during EN=HIGH: HIGH = switch V <sub>IN</sub> to V <sub>OUT</sub> / LOW = switch V <sub>BUS</sub> to V <sub>OUT</sub> . Status output during EN=LOW: HIGH = V <sub>IN</sub> is used for V <sub>OUT</sub> / LOW = V <sub>BUS</sub> is used for V <sub>OUT</sub> .
D3	DF_IN	Input	Default Supply Selector during EN=LOW: Floating = V <sub>BUS</sub> connects to V <sub>OUT</sub> . LOW = V <sub>IN</sub> connects to V <sub>OUT</sub> . This signal is ignored during EN=HIGH. 1 μA pull-up current source is included.
B2	Other_V <sub>IN_AVA</sub>	Output	Other Supply Input Status: Open-drain output.  HIGH-Z = both V <sub>IN</sub> and V <sub>BUS</sub> are valid.  LOW = the other power source is not valid.
D1, D2	GND		Ground

Table 1. **Truth Table** 

EN	V <sub>IN</sub> >V <sub>UVLO</sub>	$V_{\text{BUS}} > V_{\text{UVLO}}$	$V_{\text{IN\_SEL}}$	DF_IN	Other_V <sub>IN_AVA</sub>	$V_{OUT}$	Comment
HIGH	Х	X	LOW	Х	HI-Z if VIN & VBUS > VUVLO LOW if VIN or VBUS < VUVLO	V <sub>BUS</sub>	Vout is selected by
HIGH	Х	Х	HIGH	Х	HI-Z if VIN & VBUS > VUVLO LOW if VIN or VBUS < VUVLO	V <sub>IN</sub>	Bidirectional channel
LOW	YES	NO	HIGH	Х	LOW	$V_{IN}$	Automatic selection to
LOW	NO	YES	LOW	Х	LOW	$V_{BUS}$	valid input V <sub>IN_SEL</sub> is output.
LOW	YES	YES	LOW	Floating	HIGH-Z	V <sub>BUS</sub>	V <sub>OUT</sub> is selected by
LOW	YES	YES	HIGH	LOW	HIGH-Z	V <sub>IN</sub>	DF_IN V <sub>IN_SEL</sub> is output.
LOW	NO	NO	NO	Х	Floating	Floating	OFF

#### Notes:

- Internal pull-down at EN.
   1 µA pull-up current source at DF\_IN.

#### **Absolute Maximum Ratings**

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Min.	Max.	Unit		
	Ver Vere to CND	-1.4	18.0	V		
	V <sub>IN</sub> , V <sub>BUS</sub> to GND	-2.0				
V <sub>PIN</sub>	V <sub>OUT</sub> to GND <sup>(3)</sup>			-0.3	16.0	V
	EN, DF_IN, V <sub>IN_SEL</sub> , Ot	her_V <sub>IN_AVA</sub> to GND		-0.3	6.0	
			T <sub>A</sub> =25°C		2.70	
	Maximum Continuous Switch Current per Channel				2.70	
Isw	Maximum Continuous	T <sub>A</sub> =75°C		2.50	Α	
			T <sub>A</sub> =85°C		2.25	
t <sub>PD</sub>	Total Power Dissipation	otal Power Dissipation at T <sub>A</sub> =25°C				W
TJ	Operating Junction Te	ating Junction Temperature				°C
T <sub>STG</sub>	Storage Junction Tem	-65	+150	°C		
ӨЈА	Thermal Resistance, J		55 <sup>(4)</sup>	°C/W		
		Human Body Model, ANSI/ESDA/JEDEC JS-001-2012				
	Electrostatic Discharge Capability	Charged Device Model, JESD22-C101				
ESD		IECC1000 4.2 System LovellE	Air Discharge (V <sub>IN</sub> , V <sub>BUS</sub> to GND)	15.0		kV
		IEC61000-4-2 System Level <sup>(5)</sup>	Contact Discharge (V <sub>IN</sub> , V <sub>BUS</sub> to GND)	8.0		

#### Notes:

- 3. If an external voltage of more than 13 V is applied to  $V_{OUT}$ , the slew rate should be <1 V/ms from 13 V.
- Measured using 2S2P JEDEC standard PCB.
- 5. System-level ESD can be guaranteed by design.

#### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameters	Min.	Max.	Unit
\/	Vin	4.0	12.4	\/
V <sub>PIN</sub>	V <sub>BUS</sub>	4.0	12.4	V
TA	Ambient Operating Temperature	-40	+85	°C

#### **Electrical Characteristics**

 $V_{IN}$ =4 to 12.4 V,  $V_{BUS}$ =4 to 12.4 V,  $T_{A}$ =-40 to 85°C unless otherwise noted. Typical values are at  $V_{IN}$ = $V_{BUS}$ =5 V, EN=HIGH and  $T_{A}$ =25°C unless otherwise noted.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Unit		
VIN	Input Voltage from V <sub>IN</sub>		4.0		12.4	V		
V <sub>BUS</sub>	Input Voltage from V <sub>BUS</sub>		4.0		12.4	V		
lo	0: 10 1	I <sub>OUT</sub> =0 mA, EN=HIGH, V <sub>IN</sub> or V <sub>BUS</sub> =5 V		55	120	μA		
lα	Quiescent Current	10uT=0 mA, EN=HIGH, Vin or VBus=5 V   55     10uT=0 mA, EN=5 V, Vin and VBus=GND   33     Vin=12 V, IouT=200 mA, Ta=25°C   95     Vin=8 V, IouT=200 mA, Ta=25°C   95     Vin=5 V, IouT=200 mA, Ta=25°C   95     Vin=5 V, IouT=200 mA, Ta=25°C   70     VBus=12 V, IouT=200 mA, Ta=25°C   70     VBus=6 V, IouT=200 mA, Ta=25°C   70     VBus=5 V, IouT=200 mA, Ta=25°C   70     VBus Falling Theshold   1.15   1.15     VIN Rising Threshold   12.9   14.0     VBus Rising Threshold   12.9   14.0     VBus Rising Threshold   12.9   14.0     VBus Rising Threshold   12.4   13.5     VBus Falling Threshold   12.9   14.0     VBus Rising Threshold   12.9   14	70	μΑ				
		V <sub>IN</sub> =12 V, I <sub>OUT</sub> =200 mA, T <sub>A</sub> =25°C		95				
		V <sub>IN</sub> =8 V, I <sub>OUT</sub> =200 mA, T <sub>A</sub> =25°C		95				
	On Resistance for V <sub>IN</sub>	V <sub>IN</sub> =5 V, I <sub>OUT</sub> =200 mA, T <sub>A</sub> =25°C		95	150	mΩ		
					200			
Ron		V <sub>BUS</sub> =12 V, I <sub>OUT</sub> =200 mA, T <sub>A</sub> =25°C		70				
		V <sub>BUS</sub> =6 V, I <sub>OUT</sub> =200 mA, T <sub>A</sub> =25°C		70				
	On Resistance for V <sub>BUS</sub>	V <sub>BUS</sub> =5 V, I <sub>OUT</sub> =200 mA, T <sub>A</sub> =25°C		70	100	mΩ		
					140			
VIH	Input Logic High Voltage	V <sub>IN</sub> , V <sub>BUS</sub> = 4.0 V~12.4 V	1.15			V		
VIL	Input Logic Low Voltage	V <sub>IN</sub> , V <sub>BUS</sub> =4.0 V~12.4 V			0.52	V		
V <sub>EN(OTG)</sub>	EN Voltage in OTG Mode <sup>(6)</sup>	Vin & Vbus=Float or Vin & Vbus < Vuvlo	2.5			V		
R <sub>EN_PD</sub>	Pull-Down Resistance at EN			1000		kΩ		
Protectio	n							
.,	Linder Voltage Leekout Threshold	V <sub>IN</sub> or V <sub>BUS</sub> Rising	3.05	3.50	4.00	V		
Vuvlo	Under-Voltage Lockout Threshold	V <sub>IN</sub> or V <sub>BUS</sub> Falling	2.55	3.00	3.55	V		
Vuvhys	Under-Voltage Lockout Hysteresis			0.5		V		
	Over-Voltage Lockout Threshold	V <sub>IN</sub> Rising Threshold	12.9	14.0	15.0	V		
V		V <sub>IN</sub> Falling Threshold	12.4	13.5	14.5	V		
Vovlo		V <sub>BUS</sub> Rising Threshold	12.9	14.0	15.0	V		
		V <sub>BUS</sub> Falling Threshold	12.4	13.5	14.5	V		
\/	Over-Voltage Lockout Hysteresis	Vin		0.5		V		
V <sub>OVHYS</sub>	Over-voltage Lockout Hysteresis	V <sub>BUS</sub>		0.5		V		
T <sub>SDN</sub>	Thermal Shutdown Threshold			150		°C		
T <sub>SDNHYS</sub>	Thermal Shutdown Hysteresis			20		°C		
	Current Blocking (RCB)							
I <sub>RCB</sub>	VIN or VBUS Current During RCB	Vout=8 V, Vin or V <sub>BUS</sub> =GND			30	μA		
Dynamic	Dynamic Characteristics							
4_	Vout Rise Time, V <sub>BUS</sub> (6,7)			90		μs		
<b>t</b> R	V <sub>OUT</sub> Rise Time, V <sub>IN</sub> (6·7)			50				
t <sub>F</sub>	V <sub>OUT</sub> Fall Time <sup>(6,7)</sup>	$V_{IN}=V_{BUS}=5$ V, $R_L=150$ $\Omega$ , $C_L=4.7$ $\mu F$ , $T_A=25$ °C		1.4		ms		
t <sub>TRAN</sub>	Transition Delay(6.7)	1A=∠5 C		100		ms		
t <sub>SD</sub>	Selection Delay(6,7)			50		μs		

#### Notes:

- 6. This parameter is guaranteed by characterization and/or design; not production tested.
- 7. t<sub>SD</sub>/t<sub>TRAN</sub>/t<sub>R</sub>/t<sub>F</sub> are defined in Figure 6.

# **Timing Diagram**





Figure 6. Transition Delay ( $V_{IN}=V_{BUS}=5~V$ )

## **Typical Characteristics**







Figure 7. VIN Quiescent Current (Iq) vs. Temperature Figure 8. VBUS Quiescent Current (Iq) vs. Temperature






Figure 9. VIN Quiescent Current vs. Supply Voltage




Figure 10. V<sub>BUS</sub> Quiescent Current vs. Supply Voltage




Figure 11.V<sub>IN</sub> On Resistance ( $m\Omega$ ) vs. Temperature




Figure 12.V  $_{\text{BUS}}$  On Resistance (m $\Omega)$  vs. Temperature




Figure 13.V<sub>IN</sub> On Resistance (mΩ) vs. Supply Voltage Figure 14.V<sub>BUS</sub> On Resistance (mΩ) vs. Supply Voltage

#### Typical Characteristics (Continued)





Figure 15.V<sub>IN</sub>\_SEL Input Logic HIGH & Low Voltage vs. Temperature



vs. Temperature




Figure 17.DF\_IN Logic HIGH & Low Voltage vs. Temperature




Figure 18. V<sub>IN\_VULVO</sub> vs. Temperature




Figure 19. VBUS\_VULVO vs. Temperature




Figure 20.VIN\_VOVLO vs. Temperature




Figure 21.V<sub>BUS\_VOVLO</sub> vs. Temperature






Figure 22. Vout t<sub>R</sub> vs. Temperature



Typical Characteristics (Continued)





Other Vin Ava [5V/div] VIN SEL [5V/div] VOUT [2V/div] IOUT [100mA/div] [100ms/div]

Figure 24.tran vs. Temperature





Figure 25. Power Source Transition (VIN=VBUS=5 V, EN=HIGH, V<sub>IN</sub>\_SEL=LOW→HİGH→LOW, Cout=4.7  $\mu$ F, RL=150  $\Omega$ )

Figure 26. V<sub>IN</sub> On Response (V<sub>IN</sub>=GND→5 V, V<sub>BUS</sub>=EN=GND, C<sub>OUT</sub>=4.7 μF, R<sub>L</sub>=150 Ω)







Figure 27.V<sub>BUS</sub> On Response (V<sub>BUS</sub>=GND→5 V,  $V_{IN}$ =EN=GND,  $C_{OUT}$ =4.7  $\mu$ F,  $R_L$ =150  $\Omega$ )

Figure 28. Off Response (V<sub>IN</sub>=V<sub>BUS</sub>=5 V, EN=HIGH, V<sub>IN</sub> SEL=LO→HIGH or HIGH→LOW, C<sub>OUT</sub>=4.7 µF,  $R_L=150 \Omega$ )






Figure 29. V<sub>IN</sub> Over-Voltage Protection Response (V<sub>IN</sub>=5 V→15 V, V<sub>BUS</sub>=5 V, EN=V<sub>IN</sub>\_SEL=HIGH,  $C_{OUT}=4.7 \mu F, R_{L}=150 \Omega$ 

Figure 30. V<sub>BUS</sub> Over-Voltage Protection Response (V<sub>BUS</sub>=5 V→15 V, V<sub>IN</sub>=5 V, EN=HIGH,  $V_{IN}$  SEL=LOW,  $C_{OUT}$ =4.7  $\mu$ F,  $R_{L}$ =150  $\Omega$ )

#### **Operation and Application Information**

The FPF3042 is an 18 V, 2.7 A-rated, Dual-Input Single-Output (DISO) N-channel MOSFET load switch with slew-rate-controlled and low on resistance. The input operating range is from 4 V to 12.4 V at V $_{\rm BUS}$  and at V $_{\rm IN}$ . The internal circuitry is powered from the highest voltage source among V $_{\rm IN}$ , V $_{\rm BUS}$ , and EN.

#### **Input Power-Source Selection**

The input power source can be selected by  $V_{\text{IN\_SEL}}$  and DF\_IN, respectively, depending on the EN state. When EN is HIGH, the input source is selected by  $V_{\text{IN\_SEL}}$  regardless of DF\_IN. If  $V_{\text{IN\_SEL}}$  is LOW,  $V_{\text{BUS}}$  is selected. If  $V_{\text{IN\_SEL}}$  is HIGH,  $V_{\text{IN}}$  is selected.

Table 2. Input Power Selection by VIN\_SEL

EN	V <sub>IN</sub> >V <sub>UVLO</sub>	V <sub>BUS</sub> >V <sub>UVLO</sub>	V <sub>IN_SEL</sub>	DF_IN	V <sub>OUT</sub>
HIGH	Х	Х	LOW	Х	$V_{\text{BUS}}$
HIGH	Х	Χ	HIGH	Х	VIN

When EN is LOW, the input source is selected by DF\_IN and the number of valid input sources. If only one input source is valid (greater than  $V_{\text{UVLO}(\text{MAX})}$ ), the source is selected automatically, regardless of DF\_IN, to make charging path in case the battery is depleted. If both  $V_{\text{BUS}}$  and  $V_{\text{IN}}$  have valid input sources, the input source is selected by DF\_IN. If DF\_IN is LOW,  $V_{\text{IN}}$  is selected. If DF\_IN is HIGH or floating,  $V_{\text{BUS}}$  is selected. DF\_IN is biased HIGH with an internal 1  $\mu\text{A}$  pull-up current source.

Table 3. Input Power Selection by DF\_IN

EN	V <sub>IN</sub> >V <sub>UVLO</sub>	$V_{\text{BUS}} > V_{\text{UVLO}}$	V <sub>IN_SEL</sub>	DF_IN	$V_{\text{OUT}}$
LOW	YES	NO	HIGH	Χ	VIN
LOW	NO	YES	LOW	Х	V <sub>BUS</sub>
LOW	YES	YES	LOW	Floating	V <sub>BUS</sub>
LOW	YES	YES	HIGH	LOW	VIN
LOW	NO	NO	Х	Χ	Floating

 $V_{IN\_SEL}$  can be the status output to indicate which input power source is used during EN is LOW. If  $V_{IN}$  is used,  $V_{IN\_SEL}$  shows HIGH. If  $V_{BUS}$  is used,  $V_{IN\_SEL}$  shows LOW. The voltage level of HIGH signal is 5.3 V if any one of  $V_{IN}$ ,  $V_{BUS}$ , or EN is higher than 5.3 V. The signal

is highest voltage among  $V_{IN}$ ,  $V_{BUS}$ , and EN if none of them is higher than 5.3 V.

#### **EN Voltage for Control Logic Power Supply**

Internal control logic is powered from the highest voltage among  $V_{IN}$ ,  $V_{BUS}$ , and  $V_{EN}$ . If valid  $V_{IN}$  or  $V_{BUS}$  higher than UVLO is applied, ON/OFF control by EN should be accomplished with  $V_{IH}/V_{IL}$ . If EN powers the internal control block without valid  $V_{IN}$  and  $V_{BUS}$ , more than 2.5 V is required on the EN pin to operate properly.

#### **Over-Voltage Protection (OVP)**

The FPF3042 includes over-voltage protection at both  $V_{\text{IN}}$  and  $V_{\text{BUS}}$ . If  $V_{\text{IN}}$  or  $V_{\text{BUS}}$  is higher than 14 V (typical), the power switch is off until input voltage is lower than the over-voltage trip level by a hysteresis voltage of 0.5 V.

#### **Reverse Power Supply for OTG**

The bidirectional switch allows reverse power for On-The-Go (OTG) operation. Even if both  $V_{\text{IN}}$  and  $V_{\text{BUS}}$  are unavailable, reverse power can be supported if internal control circuitry is powered by EN.

#### **Reverse-Current Blocking (RCB)**

FPF3042 supports reverse-current blocking during EN LOW and an unselected channel.

#### **Thermal Shutdown**

During thermal shutdown, the power switch is turned off if junction temperature exceeds 150°C to avoid damage.

#### **Wireless Charging System**

FPF3042 can be used as an input power selector supporting Travel Adaptor (TA) and Wireless Charging (WC) with a single-input-based battery charger or Power Management IC (PMIC), including a charging block as shown in Figure 31. The system can recognize an input power source change between 5 V TA and 5 V WC without detection circuitry because FPF3042 has a 100 ms transition delay. OTG Mode can be supported without an additional power path, such as a MOSFET.







Figure 31.Input Power Selector for Wireless Charging System

#### **Product Specific Package Information**

D	E	X	Y
1.96 mm ±0.03 mm	1.76 mm ±0.03 mm	0.28 mm	0.38 mm









**TOP VIEW** 

RECOMMENDED LAND PATTERN (NSMD PAD TYPE)






# NOTES:

SIDE VIEWS

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
- DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
  - G. DRAWING FILNAME: MKT-UC016AArev2.



**BOTTOM VIEW** 



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A MIC2012YM-TR NCP45780IMN24RTWG MAX14919ATP+ MC33882PEP TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR MIC2505-1YM MIC94305YMT-TR MIC94085YFT-TR MIC94081YFT-TR MIC94042YFL-TR MIC94041YFL-TR MIC2005-1.2YM6-TR TPS2032QDRQ1 NCP333FCT2G BTS3050TFATMA1 NCP331SNT1G TPS2092DR TPS2063DR