

Is Now Part of



# **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="mailto:Fairchild\_questions@onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized applications, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an equif prese



#### February 2015

# FSA8069 Audio Jack IC Featuring Impedance and Moisture Detection

## Features

- Detection:
  - Accessory Plug-In
  - Send / End Key Press
  - Impedance Detection
  - Prevents False Detection due to Moisture
- V<sub>DD</sub>: 3.0 V to 4.5 V
- VIO: 1.6 V to VDD
- THD (MIC): 0.01% Typical
- 15 kV Air Gap ESD
- Detects 7 Steps of Headset Impedance
- Integrates LDO for MIC Bias Circuit
- MIC Switch Removes Audio Jack "Pop" and "Click" Caused by MIC Bias

# **Applications**

- Any Device with 3.5 mm and 2.5 mm Audio Jack
- Cellular Phones, Smart Phones, and Tablets
- MP3, GPS, and PMP

# Description

The FSA8069 is an audio jack detection switch for 3.5 mm and 2.5 mm headsets. The FSA8069 features impedance detection and moisture sensing, which prevents false detection of accessories in the audio jack. An integrated MIC switch allows a processor to configure attached accessories. An LDO provides DC bias to microphone and remote key circuit in accessory. The FSA8069 detects seven headset impedance steps and supports configurable gain in the amplifier according to the type of load. The architecture is designed to allow headphones to be used for listening to music from mobile handsets, personal media players, and portable peripheral devices.





Figure 1. Block Diagram

# **Ordering Information**

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FSA8069UCX <sup>(1)</sup>	-40°C to 85°C	MX	12-Ball WLCSP, 1.415 mm x 1.615 mm, 0.4 mm Pitch	Tape & Reel

#### Notes:


1. Includes backside lamination.



#### Notes:

- 2. 2.2 k $\Omega$  can generally be used in applications to bias the accessory microphone. Two separate resistors totaling 2.2 k $\Omega$  with a large capacitor between them can improve noise rejection performance, as shown in Figure 7.
- 3. A DC-blocking capacitor (typically 1 µF) should be used when the codec requires AC-coupled input only. This capacitor can be removed and be tied to directly without C1 if the MICIN of the codec supports DC-coupled input.
- 4. A pull-down resistor allows the FSA8069 to detect Hi-Z (open cable) type accessories due to J\_DET contact to left when an accessory is inserted.

**Pin Configuration** 



# **Pin Definitions**

Name	Pin #	Туре	Description					
VDD	A1	Power	Device supply (3.0 V to 4.5 V)					
VIO	C3	Power	I/O supply (1.6 V to V <sub>DD</sub> )					
LDO	B1	Power	.DO output (2.8 V)					
J_DET	D3	Detection Input	put from the audio jack; plug insert / removal detection pin					
MIC	D1	Signal Path	icrophone switch path that connects to the microphone input of the codec					
J_MIC	D2	Signal Path	Microphone switch path that connects to the audio jack					
SDA	B3	DATA	l <sup>2</sup> C data					
SCL	A3	DATA	I <sup>2</sup> C clock					
INTB	A2	Output	Interrupt output LOW: interrupt is asserted (active) HIGH: interrupt is not asserted					
K/P	B2	Output	Indicates state of headset key for a 4-pole jack when a key is being pressed HIGH: Key is being pressed LOW: Key is not being pressed					
GND	C1, C2	Power	Device ground					

# **Application Information**

#### **Moisture Detection**


Moisture in the audio jack can cause the phone to incorrectly route audio signals to the audio jack rather than the phone speaker or microphone. Users perceive this as a dropped call or muted phone. The FSA8069 protects against this type of false plug insertion notification and asserts a Moisture Change interrupt in Interrupt1 (0x04h) Register.



Figure 4. Moisture Impedance Detection

#### **Music Mode**

When a 4-pole headset is inserted into the audio jack and a music/listening application is used, the MIC bias is normally enabled for headset button press detection (i.e. mute, volume change, etc.). This consumes power due to a constant path from the MIC bias resistor and microphone in the headset to GND. Fairchild has developed a Music Mode to enable the MIC switch periodically to monitor for a pressed button. This results in a power savings for battery-sensitive devices, such as cell phones or MP3 players. The FSA8069 enters Music Mode when the Music Mode Enable bit in CONTROL(02h) is set and a plug is inserted,. Music Mode reduces MIC bias current by approximately 90% with the default Music Mode timing (0Bh) register value.



#### **Headset Impedance Detection Range**

FSA8069 detects jack insertion and removal by monitoring impedance on the J\_DET pin. The accessory types is updated in the Status (03H) register.

Table 1. Impedance Detection Range


		•
Accessory Type	Impedance Step	Target Range [Ω]
Headset #1	Step 0	0 to 24
Headset #2	Step 1	24 to 42
Headset #3	Step 2	42 to 100
Headset #4	Step 3	100 to 200
Headset #5	Step 4	200 to 450
Headset #6	Step 5	450 to 1,000
Line_In/Out (CarKit)	Step 6	1000 to 15,000

#### **LDO** Operation

The integrated microphone bias LDO is set to 2.8 V. The LDO can be used to bias a microphone accessory and is enabled / disabled by the  $I^2C$  register bit LDO ENABLE in the COLTROL register(02h)). This LDO requires a 0.22  $\mu F$  to 1  $\mu F$  coupling capacitor on the output. The coupling capacitor should be placed close to the LDO pin.

#### **Headset Key-Press Operation**

The headset key-press comparator threshold is a function of the MIC bias voltage, MIC bias resistor, and the MIC impedance. All of these variables must be considered when calculating the key-press resistor value. Figure 6 is an example of how to calculate the key-press resistor value.



# **Recommended LDO Bias Circuit and MIC Switch PCB Layout**

PCB layout can degrade the audio quality and be a contributory factor in audible noise coupling issues, high-frequency noise (ESD/ EMI) issues, and signal losses. To avoid unexpected noise issues and to achieve stable regulator output, all external components should be placed as close to the FSA8069 as possible.





Figure 7. MIC Bias and MIC Switch Circuit



Decrease the spacing between the traces for MIC and ground signals between the audio jack to increase the inductive coupling of these signals. In effect, this creates a low-frequency band-pass filter that shunts ESD energy to ground before it reaches internal components. Where feasible, lay the MIC trace as a shielded stripline; as shown in Figure 9.




Figure 9. MIC PCB Trace as Shield Strip Line

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Param	eter	Min.	Max.	Unit
$V_{DD}, V_{IO}$	Supply Voltage from Battery		-0.5	6.0	V
V <sub>SW</sub>	Switch I/O Voltage (MIC, J_MIC)		-0.5	V <sub>DD</sub> +0.5	V
V <sub>JD</sub>	Input Voltage for J_DET Input		-1.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Input Clamp Diode Current		-50		mA
I <sub>SW</sub>	Switch I/O Current		50	mA	
T <sub>STG</sub>	Storage Temperature Range	-65	+150	°C	
TJ	Maximum Junction Temperature		+150	°C	
TL	Lead Temperature (Soldering, 10 Se		+260	°C	
		Air Gap	15		
	IEC 61000-4-2 System ESD	Contact	8		
ESD	Human Body Model,	J_DET, J_MIC, V <sub>DD</sub> , V <sub>IO</sub> , GND	8		kV
200	ANSI/ESDA/JEDEC JS-001-2012	All Other Pins	2		
	Charged Device Model, JEDEC JESD22-C101	All Pins	1		

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	Battery Supply Voltage	3.0	4.5	V
Vio	Parallel I/O Supply Voltage	1.6	V <sub>DD</sub>	V
V <sub>SW</sub>	Switch Input Voltage (J_MIC, MIC)	0	3.0	V
T <sub>A</sub>	Operating Temperature	-40	+85	٥C
$J\_\text{DET}_{\text{AudioV}}$	Audio Voltage Range on J_DET Pin	-1.4	+1.4	V
C <sub>OUT</sub>	LDO Output Capacitance	220	100	nF
$R_{J\_DET}$	Resistance on Audio Accessory Left Channel to Generate Valid Attach	/	15.75	kΩ

FSA8069 — Audio Jack IC Featuring Impedance and Moisture Detection

# **DC Electrical Characteristics**

All typical values are at T<sub>A</sub>=25°C, C<sub>IN\_VDD</sub>=1.0  $\mu$ F, C<sub>IN\_VID</sub>=0.1  $\mu$ F, and C<sub>OUT\_LDO</sub>=0.22  $\mu$ F unless otherwise specified.

Symbol	Paramatar	V 00	Conditions	T <sub>A</sub> = -40 to +85°C			
Symbol	Parameter	V <sub>DD</sub> (V)	Conditions	Min.	Typ. Max.		Unit
MIC Switch		4				•	
R <sub>ON</sub>	MIC Switch On Resistance	3.8	I <sub>OUT</sub> =30 mA, V <sub>IN</sub> =2.2 V		0.50		0
R <sub>FLAT(ON)</sub>	On Resistance Flatness	3.8	I <sub>OUT</sub> =30 mA, V <sub>IN</sub> =1.6 V to V <sub>DD</sub>		0.30	1.50	Ω
I <sub>OFF</sub>	FF Power-Off Leakage Current Through Switch		MIC, J_MIC Ports V <sub>A</sub> =4.3 V		1	3	μA
I <sub>ON</sub>	Ion Input Leakage Current MIC, J_MIC switch ON		Inputs V <sub>MIC</sub> , V <sub>JMIC</sub> =3.0 V, Other Side of Switch Port Floating			1	μA
I <sub>OZ</sub>	Off Leakage Current 4.5		MIC and J_MIC Port V <sub>IN</sub> =3.0 V			1	μA
Key Press		•					
V <sub>COMP</sub>	Comparator Threshold for Key Detection	3.0 to 4.5	Detection Threshold (0Fh) [3:0]=1001 (790 mV)		0.79		v
J_DET						•	
J_DET <sub>Tolerance</sub>	Tolerance between Impedance Detection Steps (see Table 1)	3.0 to 4.5	Impedance Detection Mode		5%		
Parallel I/O (K	(P, INTB)						
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> =-100 μA	$0.8 \times V_{IO}$			v
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> =+100 μA			$0.2 \times V_{IO}$	v
I <sup>2</sup> C Controlle	DC Characteristics Fast Mode (4	400 kHz)					
VIL	Low-Level Input Voltage					0.3 × V <sub>IO</sub>	V
V <sub>IH</sub>	High-Level Input Voltage			$0.7 \times V_{IO}$			V
V <sub>OL1</sub>	Low-Level Output Voltage at 3 mA	Sink	V <sub>IO</sub> >2 V	0		0.4	V
V OL1	Current (Open-Drain)		V <sub>IO</sub> <2 V			$0.2 \times V_{IO}$	V
li2C	Input Current of I2C_SDA and I2C Input Voltage 0.26 V to 2.34 V	_SCL Pins,		-10		+10	μA
Current							
I <sub>DD-SLNA</sub>	Battery Supply Sleep Mode Current with No Accessory Attached and LDO Disabled	3.0 to 4.5	Static Current during Sleep Mode		1.5	(h	μA
I <sub>DD-SLWA</sub>	Battery Supply Sleep Mode Current with Accessory Attached	3.0 to 4.5	Active Current		30		μA
I <sub>DD_LDO</sub>	LDO Quiescent Current 3.0 to		I <sub>LOAD</sub> =0 mA, C <sub>OUT</sub> =0 pF, LDO Enabled		100		μA
LDO			·	-			-
V <sub>OUT</sub>	Output Voltage (Output=2.8 V)	3.0 to 4.5	I <sub>LOAD</sub> =1 mA	2.77	2.80	2.83	V
I <sub>OUT</sub>	Maximum Output Current	3.0 to 4.5		5			mA

# FSA8069 — Audio Jack IC Featuring Impedance and Moisture Detection

# **AC Electrical Characteristics**

All typical values are for V<sub>CC</sub>=3.3 V at T<sub>A</sub>=25°C, C<sub>IN\_VDD</sub>=1.0  $\mu$ F, C<sub>IN\_VID</sub>=0.1  $\mu$ F, and C<sub>OUT\_LDD</sub>=0.22  $\mu$ F unless otherwise specified. Not production tested.


Symbol	Parameter	$V_{DD}(V)$	Conditions	Typical	Unit
MIC Switch					
THD	D Total Harmonic Distortion 3.0 $R_T=600 \Omega$ , f=20 Hz to 20 kHz, $V_{IN}=2.0 V + 0.5 V_{pp}$ Sine			0.01	%
OIRR	Off Isolation	3.0	f=20 kHz, $R_S$ =600 Ω, $C_L$ =0 pF, $R_T$ =600 Ω	-85	dB
PSRRsw	Power Supply Rejection Ratio (at 217 Hz)	4.0	Power Supply Noise 300 mV <sub>PP</sub> , 87.5% Duty Cycle,	-80	dB
Timing Cha	racteristics				
<b>t</b> POLL	ON Time of MIC Switch for Sensing SEND / END Key Press Oscillator Stable Time	3.0 to 4.5	I <sup>2</sup> C Register Adjustable (t <sub>POLL</sub> [3:0])	15 (Default)	ms
twait	Period of MIC Switching for Sensing SEND / END Key Press	3.0 to 4.5	I <sup>2</sup> C Register Adjustable (t <sub>WAIT</sub> [3:0])	150 (Default)	ms
t <sub>DET_IN</sub>	Debounce Time after J_DET Changes State from HIGH to LOW	3.0 to 4.5	I <sup>2</sup> C Register Adjustable (t <sub>DET_IN</sub> [3:0])	25 (Default)	ms
t <sub>MIC_SW_OPEN</sub>	Time of MIC Switch Open after J_DET Changes State from LOW to HIGH	3.0 to 4.5		30	μs
t <sub>квк</sub>	Debounce Time for Sensing SEND / END Key Press / Release	3.0 to 4.5	I <sup>2</sup> C Register Adjustable (tквк[3:0])	30 (Default)	ms
tdet_rem	Debounce Time from Changing J_DET State from LOW to HIGH to Detect Jack Removal	3.0 to 4.5	I <sup>2</sup> C Register Adjustable ( <sub>tDET_REM</sub> [3:0])	1 (Default)	ms
t <sub>extra</sub>	Additional Time to Keep Switch Closed in Music Mode after Key Release	3.0 to 4.5		600	ms
t <sub>REG_DFT</sub>	Time to Set Registers to Defaults from Falling and Rising $V_{\text{IO}}$	3.0 to 4.5		1	ms
LDO					
PSRR <sub>LDO</sub>	Power Supply Rejection Ratio (at 217 Hz)	4.5	Power Supply Noise 300 mV <sub>PP</sub> , 87.5% Duty Cycle, C <sub>OUT</sub> =1 µF	-80	dB

# I<sup>2</sup>C Specifications

Ourseland	Denemater	F	Fast Mode			
Symbol	Parameter	Min.	Max.	Unit		
f <sub>SCL</sub>	I2C_SCL Clock Frequency	0	400	kHz		
t <sub>HD;STA</sub>	Hold Time (Repeated) START Condition	0.6		μs		
t <sub>LOW</sub>	Low Period of I2C_SCL Clock	1.3		μs		
t <sub>ніGH</sub>	High Period of I2C_SCL Clock	0.6		μs		
t <sub>SU;STA</sub>	Set-up Time for Repeated START Condition	0.6		μs		
t <sub>HD;DAT</sub>	Data Hold Time	0	0.9	μs		
t <sub>su;dat</sub>	Data Set-up Time <sup>(6)</sup>	100		ns		
t <sub>r</sub>	Rise Time of I2C_SDA and I2C_SCL Signals <sup>(6)</sup>	20+0.1Cb	300	ns		
t <sub>f</sub>	Fall Time of I2C_SDA and I2C_SCL Signals <sup>(6)</sup>	20+0.1Cb	300	ns		
t <sub>su;sто</sub>	Set-up Time for STOP Condition	0.6		μs		
t <sub>BUF</sub>	Bus-Free Time between STOP and START Conditions	1.3		μs		
t <sub>SP</sub>	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns		

Notes:

- 6. A Fast-Mode I<sup>2</sup>C-Bus® device can be used in a Standard-Mode I<sup>2</sup>C-Bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the I2C\_SCL signal. If a device does stretch the LOW period of the I2C\_SCL signal, it must output the next data bit to the I2C\_SDA line t<sub>r\_max</sub> + t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard Mode I<sup>2</sup>C-Bus specification) before the I2C\_SCL line is released.
- 7. C<sub>b</sub> equals the total capacitance of one bus line in pF. If mixed with high-speed devices, faster fall times are allowed according to the I<sup>2</sup>C specification.





## Table 2. I<sup>2</sup>C Slave Address

Name	Size (Bits)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Slave Address	8	0	1	0	0	0	1	1	Read/Write

# **Register Map**

			1	-				-	
Addr.	Register	Туре	Reset Values	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
01H	Device ID	R	0000XXXX		Vers	ion ID			Reser
02H	Control	R/W	XXXX0010	Reserved	Reserved	Reserved	Reserved	LDO Enable	Key Detection Enable
03H	Status	R	XXXX0000	Reserved	Reserved	Reserved	Reserved	Impedance Attached Status	Impedance statu 000: Impedan 001: Impedan 010: Impedan 011: Impedan 100: Impedan 110: Impedan 111: Moisture
04H	Interrupt 1	R/C	XXXXX000	Reserved	Reserved	Reserved	Reserved	Reserved	Moisture Change
05H	Interrupt 2	R/C	XX000000	Reserved	Reserved	Reserved	Reserved	Key Release	Reserved
07H	Interrupt Mask 1	R/W	XXXXX000	Reserved	Reserved	Reserved*	Reserved*	Reserved*	Moisture Change Mask
08H	Interrupt Mask 2	R/W	XX000000	Reserved	Reserved	Reserved	Reserved	Key Release Mask	Reserved
0AH	J_DET Timing	R/W	00001001		Insert	(t <sub>DET-IN</sub> )			Removal (
0BH	Music Mode Timing	R/W	00101000	l	Key-Press Pol	ling Time (t <sub>POL</sub>	L)		Key-Press Waiti
0CH	Key Debounce Timing	R/W	XXXX0101	Reserved	Reserved	Reserved	Reserved		Key-Press Debou
0EH	Reserved	R/W	XXXX1000	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0FH	Detection Thresholds	R/W	10011000		Key Thre	shold [3:0]		Reserved	Reserved
10H	Reset	R/W	XXXXXXX0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Notoci								0	

## Notes:

B. Do not use registers that are blank and reserved.
 Write "0" to undefined register bits.
 Values read from undefined register bits are not defined and are invalid.

Registe	er Definition				
Table 3.	Address: 01H		Type: Read		
	DEVICE ID		Default	xxxx0000	
Bit #	Name	Size	Function		
3:0	Reserved	4	Do	Not Use	
7:4	Version ID	4	<b>0000 = Version 0.0</b> 0001 = Version 0.1		

#### Table 4. Address: 02H

# Type: Read/Write

	CONTROL		Default	xxxx0010
Bit # Name Si			Function	
0	Music Mode Enable	1	0: Music Mode disabled (MIC switch keep closed c 1: Music Mode enabled (MIC switch repeats open a	or opened) nd close if plug inserted completely)
1	Reserved	1		Do Not Use ire applications, default = 1
2	Key Detection Enable	1	<b>0: Key detection disabled</b> 1: Key detection enabled	(Default)
3	LDO Enable	1	<b>0: LDO disabled (Default)</b> 1: LDO enabled	
7:4	Reserved	4		Do Not Use

# Table 5. Address: 03H

Type: Read

	STATUS		Default	xxxx0000
Bit # Name Size		Funct	tion	
2:0	Impedance Status	3	Only valid at Impedance Accesso Impedance Type 0 (16 $\Omega$ ) (Defau 001: Impedance Type 1 (32 $\Omega$ ) 010: Impedance Type 2 (64 $\Omega$ ) 011: Impedance Type 3 (150 $\Omega$ ) 100: Impedance Type 4 (300 $\Omega$ ) 101: Impedance Type 5 (600 $\Omega$ ) 110: Impedance Type 6 (2k $\Omega$ ) 111: Moisture detected	
3	Impedance Accessory Attached	1	0: Accessory not attached (Defa 1: Accessory attached and Imped	-
7:4	Reserved	4	Do Not	Use

Table 6. Address: 04H				Type: Read/Clear	
	INTERRUPT 1			Default	xx000000
Bit # Name Size		Function			
0	Plug Insertion		1	0: Plug Insertion not detected (Default) 1: Plug Insertion detected	
1	Plug Removal		1	0: Plug removal not detected (Default) 1: Plug removal detected	
2	Moisture Change		1	0: Moisture status not changed (Default) 1: Moisture status changed	
7:4	Reserved	4	4	DoN	lot Use

Table 7. /	Address: 05H		Type: Read/Clear	
	INTERRUPT 2		Default	xxxx0xx0
Bit #	Name	Size	Fu	nction
0	Key Press	1	0: Key not pressed (Default) 1: Key pressed	
2:1	Reserved	2	Do Not Use	
3	Key Release	1	0: Key not released (Default) 1: Key released	
7:4	Reserved	4	Dol	Not Use

Table 8	3. Address: 07H		Type: Read/Write		
	ITERRUPT MASK1		Default	xxxxx000	
Bit # Name Size		Function			
0	Plug Insertion Mask	1	0: Plug insert detection not masked (Default) 1: Plug insert detection masked		
1	Plug Removal Mask	1	0: Plug removal detection not masked (Default) 1: Plug removal detect masked		
2	Moisture Change Mask	1	0: Moisture change not masked (Default) 1: Moisture change masked		
7:3	Reserved	5	Do Not U	lse	

Table 9.	Address: 08H		Type: Read/Write	
	INTERRUPT MASK 2		Default	xxxx0xx0
Bit # Name Size		Function		
0	Key Press Mask	1	0: Key press not masked (Default) 1: Key press masked	
2:1	Reserved	2	Do Not Use	
3	Key Release Mask	1	0: Key release not masked (Default) 1: Key release masked	
7:4	Reserved	4	Do Not Use	

	J_DET TIMING		Default	00001001
Bit #	Name	Size		Function
3:0	t <sub>DET_REM</sub> [3:0] Plug Removal Debounce Timing	4	0000: 100 µs 0001: 200 µs 0010: 300 µs 0011: 400 µs 0100: 500 µs 0101: 600 µs 0110: 700 µs 0111: 800 µs 1000: 900 µs 1010: 1200 µs 1011: 1400 µs 1100: 1600 µs 1101: 1800 µs 1111: 5000 µs	
7:4	t <sub>DET_IN</sub> [3:0] Plug Insertion Debounce Time	4	0000: 25 ms 0001: 50 ms 0010: 75 ms 0011: 100 ms 0100: 125 ms 0101: 150 ms 0110: 175 ms 0111: 200 ms 1000: 225ms 1001: 250 ms 1001: 275 ms 1011: 300 ms 1100: 325 ms 1101: 350 ms 1110: 375 ms 1111: 400 ms	

FSA8069 — Audio Jack IC Featuring Impedance and Moisture Detection

## Table 11. Address: 0BH

Type: Read/Write

			.)po:o		
MUSIC MODE TIMING		C MODE TIMING Default		00101000	
Bit #	Name	Size	Fun	oction	
3:0	<b>t</b> warr <b>[3:0]</b> Key Press Waiting Time in Music Mode	4	0000: 5 ms 0001: 10 ms 0010: 15 ms 0010: 25 ms 0100: 25 ms 0101: 30 ms 0110: 50 ms 0111: 100 ms <b>1000: 150 ms (Default)</b> 1001: 200 ms 1010: 250 ms		

	MUSIC MODE TIMING		Default	00101000
Bit #	Name	Size		Function
			1011: 300 ms 1100: 350 ms 1101: 400 ms 1110: 450 ms 1111: 500 ms	
7:4	t <sub>POLL</sub> [3:0] Key Press Polling Time in Music Mode	4	0000: 5 ms 0001: 10 ms 0010: 15 ms (Default) 0011: 20 ms 0100: 25 ms 0101: 30 ms 0110: 35 ms 0111: 40 ms 1000: 45 ms 1001: 50 ms 1010: 60 ms 1011: 70 ms 1100: 80 ms 1110: 90 ms 1110: 100 ms 1111: 150 ms	

Table	12. Address: 0CH		Type: Read/Write		
MIC DEBOUNCE TIME		Default		xxxx0101	
Bit #	Name	Size		Function	
3:0	<b>tквк[3:0]</b> Key Press/ Release Debounce Timing	4	0000: 5 ms 0001: 10 ms 0010: 15 ms 0010: 25 ms 0101: 20 ms 0101: 30 ms (Default) 0110: 35 ms 0111: 40 ms 1000: 45 ms 1001: 50 ms 1010: 55 ms 1011: 60 ms 1100: 65 ms 1101: 70 ms 1110: 75 ms 1111: 80 ms		R
7:4	Reserved	5		Do Not Use	

	DETECTION THRESHOLD		Default	1001xxxx
Bit #	Name	Size		Function
3:0	Reserved	4		Do Not Use
7:4	<b>Key [3:0]</b> Key Threshold	4	0000: 660 mV 0001: 680 mV 0010: 700 mV 0011: 710 mV 0100: 730 mV 0101: 750 mV 0111: 750 mV 0111: 770 mV 1000: 780 mV <b>1001: 790 mV (Default)</b> 1010: 800 mV 1011: 810 mV 1101: 850 mV 1110: 870 mV 1111: 890 mV	


Table 14. Address: 10H	Type: Read/Write
------------------------	------------------


	RESET		Default	xxxxxx0
Bit #	Name	Size	F	unction
0	Reset After reset, this bit is automatically cleared to '0'	4	0: No Change 1: Reset Device – Reset all I	<sup>2</sup> C register to default values.
7:1	Reserved	7	D	o Not Use

# Package Specific Dimensions


D	E	X	Y
1.615 mm	1.415 mm	0.3075 mm	0.2075 mm


REVISIONS						
REV	DESCRIPTION	DATE	APP'D / SITE			
1	Initial drawing release	8-19-09	L. England / FSME			






# RECOMMENDED LAND PATTERN (NSMD PAD TYPE)





SIDE VIEWS



NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
  - E. PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).

# F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.

G. DRAWING FILENAME: MKT-UC012ACrev1.

APPROVALS	DATE	FAIR				
L. England	8-19-09	SEMICO				
<sup>DFTG. CHK.</sup> S. Martin	8-19-09	12BALL WLCSP, 3X4 ARRAY 0.4MM PITCH, 250UM BALL				
ENGR. CHK.						
PROJECTION INCH		SCALE	SIZE	DRAWING NUMBER		REV
		N/A	N/A	MKT-l	JC012AC	1
		DO NOT SCALE DRAWING			SHEET 1 of	1

BOTTOM VIEW

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analogue Switch ICs category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLX2G66DMUTCG 425541DB 425528R 099044FB NLAS5123MNR2G PI5A4157CEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX PI5A3166TAEX FSA634UCX XS3A1T3157GMX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10 RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+ BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLASB3157MTR2G TS3A4751PWR NLAST4599DFT2G NLAST4599DTT1G DG300BDJ-E3 DG2503DB-T2-GE1 TC4W53FU(TE12L,F) HV2201FG-G 74HC2G66DC.125 DG3257DN-T1-GE4 ADG619BRMZ-REEL ADG1611BRUZ-REEL7 DG2535EDQ-T1-GE3 LTC201ACN#PBF 74LV4066DB,118 ISL43410IUZ FSA2275AUMX