

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FSFA2100 - Fairchild Power Switch (FPS ${ }^{\text {TM }}$ ) for Half-Bridge PWM Converters

## Features

- Optimized for Complementary Driven Half-Bridge Soft-Switching Converters
- Can be Applied to Various Topologies: Asymmetric PWM Half-Bridge Converters, Asymmetric PWM Flyback Converters, Asymmetric PWM Forward Converters, Active Clamp Flyback Converters
- High Efficiency through Zero-Voltage-Switching (ZVS)
- Internal SuperFET ${ }^{\text {TM }}$ s with Fast-Recovery Type Body Diode ( $\mathrm{t}_{\mathrm{rr}}=120 \mathrm{~ns}$ )
- Fixed Dead Time (200 ns) Optimized for MOSFETs
- Up to 300 kHz Operating Frequency
- Internal Soft-Start
- Pulse-by-Pulse Current Limit
- Burst-Mode Operation for Low Standby Power Consumption
- Protection Functions: Over-Voltage Protection (OVP), Over-Load Protection (OLP), Abnormal OverCurrent Protection (AOCP), Internal Thermal Shutdown (TSD)


## Applications

- PDP and LCD TVs
- Desktop PCs and Servers
- Adapters
- Telecom Power Supplies


## Description

The growing demand for higher power density and low profile in power converter designs has forced designers to increase switching frequencies. Operation at higher frequencies considerably reduces the size of passive components, such as transformers and filters. However, switching losses have been an obstacle to highfrequency operation. To reduce switching losses and allow high-frequency operation, Pulse Width Modulation (PWM) with soft-switching techniques have been developed. These techniques allow switching devices to be softly commutated, which dramatically reduces the switching losses and noise.

FSFA2100 is an integrated PWM controller and SuperFET ${ }^{\text {TM }}$ specifically designed for Zero-VoltageSwitching (ZVS) half-bridge converters with minimal external components. The internal controller includes an oscillator, under-voltage-lockout, leading-edge blanking (LEB), optimized high-side and low-side gate driver, internal soft-start, temperature-compensated precise current sources for loop compensation and selfprotection circuitry. Compared with discrete MOSFET and PWM controller solution, FSFA2100 can reduce total cost; component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability.

## Ordering Information

| Part <br> Number | Operating <br> Junction <br> Temperature | $R_{\text {Ds(ON_MAX) }}$ | Maximum Output <br> Power without <br> Heatsink <br> $\left(V_{I N}=350 \sim 400 ~ V\right)^{(1,2)}$ | Maximum Output Power <br> with Heatsink <br> $\left(\mathrm{V}_{\mathrm{IN}}=350 \sim 400 \mathrm{~V}\right)^{(1,2)}$ | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FSFA2100 | -40 to $+130^{\circ} \mathrm{C}$ | $0.38 \Omega$ | 200 W | 450 W | $9-\mathrm{SIP}$ |

## Notes:

1. The junction temperature can limit the maximum output power.
2. Maximum practical continuous power in an open-frame design at $50^{\circ} \mathrm{C}$ ambient.

For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs green.html.

## Application Circuit Diagram



Figure 1. Typical Application Circuit for an Asymmetric PWM Half-Bridge Converter


Figure 2. Typical Application Circuit for an Asymmetric PWM Flyback Converter


Figure 3. Internal Block Diagram

## Pin Configuration



Figure 4. Package Diagram

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DL}}$ | This is the drain of the high-side MOSFET, typically connected to the input DC link voltage. |
| 2 | $\mathrm{~V}_{\mathrm{FB}}$ | This pin is connected to the inverting input of the PWM comparator internally and to the opto- <br> coupler externally. The duty cycle is determined by the voltage on this pin. |
| 3 | $\mathrm{R}_{\mathrm{T}}$ | This pin programs the switching frequency using a resistor. |
| 4 | CS | This pin senses the current flowing through the low-side MOSFET. Typically, negative <br> voltage is applied on this pin. |
| 5 | SG | This pin is the control ground. |
| 6 | PG | This pin is the power ground. This pin is connected to the source of the low-side MOSFET. |
| 7 | LV | This pin is the supply voltage of the control IC. |
| 8 | NC | No connection. |
| 9 | $\mathrm{HV}_{\mathrm{CC}}$ | This is the supply voltage of the high-side gate-drive circuit IC. |
| 10 | $\mathrm{~V}_{\mathrm{CTR}}$ | This is the drain of the low-side MOSFET. Typically, a transformer is connected to this pin. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DS}}$ | Maximum Drain-to-Source Voltage ( $\mathrm{V}_{\text {DL }}-\mathrm{V}_{\text {CTR }}$ and $\mathrm{V}_{\text {CTR }}$-PG $)$ | 600 |  | V |
| $\mathrm{LV}_{\mathrm{cc}}$ | Low-Side Supply Voltage | -0.3 | 25.0 | V |
| $\mathrm{HV} \mathrm{CCC}^{\text {to }} \mathrm{V}_{\text {CTR }}$ | High-Side V ${ }_{\text {cc }}$ Pin to Low-Side Drain Voltage | -0.3 | 25.0 | V |
| $\mathrm{HV}_{\text {cc }}$ | High-Side Floating Supply Voltage | -0.3 | 625.0 | V |
| $\mathrm{V}_{\text {FB }}$ | Feedback Pin Input Voltage | -0.3 | $\mathrm{LV}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {cs }}$ | Current Sense (CS) Pin Input Voltage | -5.0 | 1.0 | V |
| $V_{\text {RT }}$ | $\mathrm{R}_{\mathrm{T}}$ Pin Input Voltage | -0.3 | 5.0 | V |
| $\mathrm{dV}_{\text {cTR }} / \mathrm{dt}$ | Allowable Low-Side MOSFET Drain Voltage Slew Rate |  | 50 | $\mathrm{V} / \mathrm{ns}$ |
| $P_{\text {D }}$ | Total Power Dissipation ${ }^{(3)}$ |  | 12.0 | W |
| TJ | Maximum Junction Temperature ${ }^{(4)}$ |  | +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Recommended Operating Junction Temperature ${ }^{(4)}$ | -40 | +130 |  |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |

## MOSFET Section

| $V_{\text {DGR }}$ | Drain Gate Voltage ( $\left.\mathrm{R}_{\mathrm{GS}}=1 \mathrm{M} \Omega\right)$ |  | 600 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {GS }}$ | Gate Source (GND) Voltage |  |  | $\pm 30$ | V |
| $\mathrm{I}_{\mathrm{DM}}$ | Drain Current Pulsed |  |  | 33 | A |
| $\mathrm{I}_{\mathrm{D}}$ | Continuous Drain Current | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | 11 | A |
|  |  | $\mathrm{T}_{\mathrm{C}}=100^{\circ} \mathrm{C}$ |  | 7 |  |

## Package Section

| Torque | Recommended Screw Torque | $5 \sim 7$ | kgf•cm |
| :---: | :--- | :---: | :---: |

## Notes:

3. Per MOSFET when both MOSFETs are conducting.
4. The maximum value of the recommended operating junction temperature is limited by thermal shutdown.

## Thermal Impedance

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\theta_{\mathrm{JC}}$ | Junction-to-Case Center Thermal Impedance (Both MOSFETs Conducting) | 10.44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Impedance | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{LV} \mathrm{CC}_{\mathrm{C}}=17 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOSFET Section |  |  |  |  |  |  |
| $B V_{\text {DSS }}$ | Drain-to-Source Breakdown Voltage | $\mathrm{I}_{\mathrm{D}}=200 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 600 |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{D}}=200 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  | 650 |  |  |
| $\mathrm{R}_{\text {DS(ON) }}$ | On-State Resistance | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=5.5 \mathrm{~A}$ |  | 0.32 | 0.38 | $\Omega$ |
| $\mathrm{t}_{\mathrm{rr}}$ | Body Diode Reverse Recovery Time ${ }^{(5)}$ | $\begin{aligned} & V_{G S}=0 \mathrm{~V}, \mathrm{I}_{\text {Diode }}=11.0 \mathrm{~A}, \\ & \mathrm{~d} \mathrm{I}_{\text {Diode }} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{s} \end{aligned}$ |  | 120 |  | ns |
| $\mathrm{C}_{\text {Iss }}$ | Input Capacitance ${ }^{(5)}$ | $\begin{aligned} & V_{D S}=25 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \\ & \mathrm{f}=1.0 \mathrm{MHz} \end{aligned}$ |  | 1148 |  | pF |
| Coss | Output Capacitance ${ }^{(5)}$ |  |  | 671 |  | pF |
| Supply Section |  |  |  |  |  |  |
| $\mathrm{I}_{\text {LK }}$ | Offset Supply Leakage Current | $\mathrm{HV}_{\text {CC }}=\mathrm{V}_{\text {CTR }}=600 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q}} \mathrm{HV} \mathrm{CCC}$ | Quiescent HV ${ }_{\text {CC }}$ Supply Current | $(\mathrm{HV} \mathrm{cc} \mathrm{UV}+)-0.1 \mathrm{~V}$ |  | 50 | 120 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q}} \mathrm{LV} \mathrm{C}_{\text {c }}$ | Quiescent LV ${ }_{\text {CC }}$ Supply Current | (LV ${ }_{c c}$ UV+)-0.1 V |  | 100 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{o}} \mathrm{HV} \mathrm{ccc}$ | Operating HV ${ }_{C C}$ Supply Current (RMS Value) | $\begin{aligned} & \mathrm{fosc}=100 \mathrm{KHz}, \mathrm{~V}_{\mathrm{FB}}>3 \mathrm{~V} \\ & \mathrm{HV}_{\mathrm{CC}}=17 \mathrm{~V} \end{aligned}$ |  | 6 | 9 | mA |
|  |  | No switching, $\mathrm{V}_{\mathrm{FB}}<1 \mathrm{~V}$ $\mathrm{HV}_{\mathrm{CC}}=17 \mathrm{~V}$ |  | 100 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{L}} \mathrm{V}_{\text {cc }}$ | Operating LV ${ }_{\text {CC }}$ Supply Current (RMS Value) | $\mathrm{f}_{\text {OSC }}=100 \mathrm{KHz}, \mathrm{V}_{\mathrm{FB}}>3 \mathrm{~V}$ |  | 7 | 11 | mA |
|  |  | No Switching, $\mathrm{V}_{\mathrm{FB}}<1 \mathrm{~V}$ |  | 2 | 4 | mA |
| UVLO Section |  |  |  |  |  |  |
| LV ${ }_{\text {cc }}$ UV+ | LV ${ }_{\text {cc }}$ Supply Under-Voltage Positive Going Threshold (LV ${ }_{\text {cc }}$ Start) |  | 13.0 | 14.5 | 16.0 | V |
| LV $\mathrm{cc}^{\text {UV }}$ - | LV ${ }_{\text {cc }}$ Supply Under-Voltage Negative Going Threshold (LV ${ }_{\text {cc }}$ Stop) |  | 10.2 | 11.3 | 12.4 | V |
| LV cc UVH | LV ${ }_{\text {CC }}$ Supply Under-Voltage Hysteresis |  |  | 3.2 |  | V |
| HV ${ }_{\text {cc }}$ UV+ | HV ${ }_{\text {Cc }}$ Supply Under-Voltage Positive Going Threshold (HV ${ }_{\text {cc }}$ Start) |  | 8.2 | 9.2 | 10.2 | V |
| HV ${ }_{\text {cc }}$ UV- | HV ${ }_{\text {CC }}$ Supply Under-Voltage Negative Going Threshold (HV ${ }_{\text {cc }}$ Stop) |  | 7.8 | 8.7 | 9.6 | V |
| HV $\mathrm{cc}^{\text {UV }}$ V | HV ${ }_{\text {cc }}$ Supply Under-Voltage Hysteresis |  |  | 0.5 |  | V |

Oscillator and Feedback Section

| $\mathrm{V}_{\mathrm{RT}}$ | V-I Converter Threshold Voltage |  | 1.5 | 2.0 | 2.5 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{OSC}}$ | Output Oscillation Frequency | $\mathrm{R}_{\mathrm{T}}=27 \mathrm{~K} \Omega$ | 94 | 100 | 106 | KHz |
| $\mathrm{D}_{\mathrm{MAX}}$ | Maximum Duty Cycle | $\mathrm{V}_{\mathrm{FB}}=4 \mathrm{~V}$ | 45 | 50 | 55 | $\%$ |
| $\mathrm{D}_{\mathrm{MIN}}$ | Minimum Duty Cycle | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  |  | 0 | $\%$ |
| $\mathrm{~V}_{\mathrm{FB}}{ }^{\mathrm{MAX}}$ | Maximum Feedback Voltage for $\mathrm{D}_{\mathrm{MAX}}$ | $\mathrm{D}_{\mathrm{MAX}} \geq 48 \%$ | 2.7 | 3.0 | 3.3 | V |
| $\mathrm{I}_{\mathrm{FB}}$ | Feedback Source Current | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 370 | 470 | 570 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{BH}}$ | Burst Mode High-Threshold Voltage |  | 1.34 | 1.50 | 1.66 | V |
| $\mathrm{~V}_{\mathrm{BL}}$ | Burst Mode Low-Threshold Voltage |  | 1.16 | 1.30 | 1.44 | V |
| $\mathrm{~V}_{\mathrm{BHY}}$ | Burst Mode Hysteresis Voltage |  | 0.1 | 0.2 | 0.3 | V |
| $\mathrm{t}_{\mathrm{SS}}$ | Internal Soft-Start Time | $\mathrm{f}_{\mathrm{OSC}}=100 \mathrm{kHz}$ | 10 | 15 | 20 | ms |

Continued on the following page...

## Electrical Characteristics (Continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{LV} \mathrm{CC}_{\mathrm{C}}=17 \mathrm{~V}$ unless otherwise specified.

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Protection Section |  |  |  |  |  |  |
| Iolp | OLP Delay Current | $\mathrm{V}_{\mathrm{FB}}=5 \mathrm{~V}$ | 3.8 | 5.0 | 6.2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OLP }}$ | OLP Protection Voltage | $\mathrm{V}_{\mathrm{FB}}>6 \mathrm{~V}$ | 6.3 | 7.0 | 7.7 | V |
| $V_{\text {OVP }}$ | LV ${ }_{\text {CC }}$ Over-Voltage Protection | $L_{\text {cc }}>21 \mathrm{~V}$ | 21 | 23 | 25 | V |
| $\mathrm{V}_{\text {AOCP }}$ | AOCP Threshold Voltage | $\Delta \mathrm{V} / \Delta \mathrm{t}=-1 \mathrm{~V} / \mu \mathrm{s}$ | -1.0 | -0.9 | -0.8 | V |
| $\mathrm{t}_{\mathrm{BAO}}$ | AOCP Blanking Time ${ }^{(5)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CS}}<\mathrm{V}_{\mathrm{AOCP}} ; \\ & \Delta \mathrm{V} / \Delta \mathrm{t}=-1 \mathrm{~V} / \mu \mathrm{S} \end{aligned}$ |  | 50 |  | ns |
| $t_{\text {DA }}$ | Delay Time (Low-Side) from $V_{\text {AOCP }}$ to Switch Off ${ }^{(5)}$ | $\Delta \mathrm{V} / \Delta \mathrm{t}=-1 \mathrm{~V} / \mu \mathrm{s}$ |  | 250 | 400 | ns |
| $\mathrm{V}_{\text {LIM }}$ | Pulse-by-Pulse Current Limit Threshold Voltage | $\Delta \mathrm{V} / \Delta \mathrm{t}=-0.1 \mathrm{~V} / \mu \mathrm{s}$ | -0.64 | -0.58 | -0.52 | V |
| $t_{\text {BL }}$ | Pulse-by-Pulse Current Limit Blanking Time | $\begin{aligned} & \mathrm{V}_{\mathrm{CS}}<\mathrm{V}_{\mathrm{LIM}} ; \\ & \Delta \mathrm{V} / \Delta \mathrm{t}=-0.1 \mathrm{~V} / \mathrm{us} \end{aligned}$ |  | 150 |  | ns |
| $t_{\text {DL }}$ | Delay Time (Low-Side) from $\mathrm{V}_{\text {LIM }}$ to Switch Off ${ }^{(5)}$ | $\Delta \mathrm{V} / \Delta \mathrm{t}=-0.1 \mathrm{~V} / \mu \mathrm{s}$ |  | 450 |  | ns |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown Temperature ${ }^{(5)}$ |  | 110 | 130 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Isu | Protection Latch Sustain LV ${ }_{\text {CC }}$ Supply Current | $\mathrm{LV}_{\mathrm{CC}}=7.5 \mathrm{~V}$ |  | 100 | 150 | $\mu \mathrm{A}$ |
| $V_{\text {PRSET }}$ | Protection Latch Reset LV ${ }_{\text {cc }}$ Supply Voltage |  | 5 |  |  | V |

Dead-Time Control Section

| $\mathrm{D}_{\mathrm{T}}$ | Dead Time ${ }^{(6)}$ |  |  | 200 |  | ns |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

Notes:
5. This parameter, although guaranteed, is not tested in production.
6. These parameters, although guaranteed, are tested only in EDS (wafer test) process.

## Typical Performance Characteristics

These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 5. Maximum Duty Cycle vs. Temperature


Figure 7. High-Side $\mathrm{V}_{\mathrm{cc}}\left(\mathrm{HV}_{\mathrm{cc}}\right)$ Start vs. Temperature


Figure 9. Low-Side $\mathrm{V}_{\mathrm{cc}}\left(\mathrm{LV}_{\mathrm{cc}}\right)$ Start vs. Temperature


Figure 6. Switching Frequency vs. Temperature


Figure 8. High-Side $\mathrm{V}_{\mathrm{cc}}\left(\mathrm{HV}_{\mathrm{cc}}\right)$ Stop vs. Temperature


Figure 10. Low-Side $\mathrm{V}_{\mathrm{cc}}\left(\mathrm{LV}_{\mathrm{cc}}\right)$ Stop vs. Temperature

## Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 11. OLP Delay Current vs. Temperature


Figure 13. LV ${ }_{c c}$ OVP Voltage vs. Temperature


Figure 15. $\mathrm{V}_{\mathrm{BH}}$ Voltage vs. Temperature


Figure 12. OLP Voltage vs. Temperature


Figure 14. $\mathbf{R}_{\mathrm{T}}$ Voltage vs. Temperature


Figure 16. V ${ }_{\text {LIM }}$ Voltage vs. Temperature

## Functional Description

1. Internal Oscillator: FSFA2100 employs a currentcontrolled oscillator as shown in Figure 17. Internally, the voltage of the $R_{T}$ pin is regulated at 2 V and the charging/discharging current for the oscillator capacitor $C_{T}$ is determined by the current flowing out of the $R_{T}$ pin ( $\mathrm{I}_{\text {CTC }}$ ). When the $\mathrm{R}_{\mathrm{T}}$ pin is pulled down to the ground with a resistor $R_{\text {SET }}$, the switching frequency is fixed as:

$$
\begin{equation*}
f_{S}=\frac{27 k \Omega}{R_{S E T}} \times 100(k H z) \tag{1}
\end{equation*}
$$



Figure 17. Current Controlled Oscillator
2. PWM Control: Figure 18 shows the typical control circuit configuration. The opto-coupler transistor should be connected to the $\mathrm{V}_{\mathrm{FB}}$ pin in parallel with the feedback capacitor to control the duty cycle.


Figure 18. PWM Control Configuration

Figure 19 shows the internal block diagram for PWM operation. Duty cycle is controlled by comparing the feedback voltage to the triangular signal with a range from 1 V to 3 V .


Figure 19. Internal PWM Block Diagram
3. Protection Circuits: The FSFA2100 has Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD) self-protective functions. The OLP and OVP are auto-restart mode protections, while the AOCP and TSD are latch-mode protections, as shown in Figure 20.

Auto-restart mode protection: Once the fault condition is detected, the switching is terminated and the MOSFETs remain off. When $L V_{C C}$ falls down to $L V_{C C}$ stop voltage of around 11 V , the protection is reset. The FPS resumes normal operation when $L V_{c c}$ reaches the start voltage of about 14 V .

Latch-mode protection: Once this protection is triggered, the switching is terminated and the MOSFETs remain off. The latch is reset only when $L V_{C C}$ is discharged below 5 V .


Figure 20. Protection blocks
Low-side MOSFET current should be sensed for Pulse-by-pulse current limit and AOCP. The FSFA2100 senses drain current as a negative voltage, as shown in Figure 21 and Figure 22. Half-wave sensing allows low-power dissipation in the sensing resistor, while full-wave sensing has less noise in the sensing signal.


Figure 21. Half-Wave Sensing


Figure 22. Full-Wave Sensing
3.1 Pulse-by-Pulse Current Limit: In normal operation, the duty cycle of the low-side MOSFET is determined by comparing the internal triangular signal with the feedback voltage. However, the low-side MOSFET is forced to turn off when the current sense pin voltage reaches -0.58 V . This operation limits the drain current below a predetermined level to avoid the destruction of the MOSFETs.
3.2 Abnormal Over-Current Protection (AOCP): If one of the secondary rectifier diodes is short-circuited, large current with extremely high di/dt can flow through the MOSFET before OCP or OLP is triggered. AOCP is triggered with a very short shutdown delay time when the sensed voltage drops below -0.9 V . This protection is latch mode and reset only when $L V_{C C}$ is pulled below 5 V .
3.3 Overload Protection (OLP): Overload is defined as the load current exceeding its nominal level due to an unexpected abnormal event. In this situation, a protection circuit should trigger to protect the power supply. However, even when the power supply is in the normal condition, the OLP circuit can be triggered during the load transition. To avoid this undesired operation, the OLP circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a
true overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the MOSFET is limited; and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage ( $\mathrm{V}_{\mathrm{O}}$ ) decreases below the nominal voltage. This reduces the current through the opto-coupler diode, which also reduces the opto-coupler transistor current, increasing the feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ). If $\mathrm{V}_{\mathrm{FB}}$ exceeds 3V, D1, which is illustrated in Figure 19, is blocked and the OLP current source starts to charge $C_{B}$ slowly, as shown in Figure 23. In this condition, $\mathrm{V}_{\mathrm{FB}}$ continues increasing until it reaches 7 V , then the switching operation is terminated, as shown in Figure 23. The delay time for shutdown is the time required to charge $\mathrm{C}_{\mathrm{B}}$ from 3 V to 7 V with $5 \mu \mathrm{~A}$, as given by:

$$
\begin{equation*}
t_{\text {delay }}=\frac{(7 V-3 V) \times C_{B}}{5 \mu \mathrm{~A}} \tag{2}
\end{equation*}
$$

A $30 \sim 50 \mathrm{~ms}$ delay time is typical for most applications.


Figure 23. Overload Protection
3.4 Over-Voltage Protection (OVP): When the LV CC reaches 23 V , OVP is triggered. This protection is enabled when using an auxiliary winding of the transformer to supply LV ${ }_{C C}$ to FPS.
3.5 Thermal Shutdown (TSD): The MOSFETs and the control IC are built in one package. This allows the control IC to detect the abnormal over-temperature of the MOSFET. If the temperature exceeds approximately $130^{\circ} \mathrm{C}$, the thermal shutdown triggers.
4. Soft-Start: At startup, the duty cycle starts increasing slowly to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. Soft-start time is internally implemented for 15 ms (when the operating frequency is set to 100 kHz .) In addition, to help the soft-start operation, a capacitor and a resistor would be connected on the $\mathrm{R}_{\mathrm{T}}$ pin externally, as shown in Figure 24. Before the power supply is powered on, the
capacitor $\mathrm{C}_{s S}$ remains fully discharged. After power-on, $\mathrm{C}_{\mathrm{SS}}$ becomes charged progressively by the current through the $R_{T}$ pin, which determines the operating frequency. The current through the $R_{T}$ pin is inversely proportional to the total impedance of the connected resistors. The total impedance at startup is lower than that of the normal operation because $R_{S s}$ is added on $\mathrm{R}_{\text {SET }}$ in parallel, which means the operating frequency decreases continuously from higher to nominal. Eventually $C_{S S}$ is fully charged to the $R_{T}$ pin voltage and the operating frequency is determined by $\mathrm{R}_{\mathrm{SET}}$ only.

During the charging time of $\mathrm{C}_{\mathrm{ss}}$, the operating frequency is higher than during normal operation. In asymmetric half-bridge converters, a switching period contains powering and commutation periods. The energy cannot be transferred to the output side during commutation period. Since the DC link voltage applied to the $V_{D L}$ pin and the leakage inductance of the main transformer are fixed, the powering period over the switching period is shorter in high switching frequencies. As $\mathrm{C}_{\mathrm{ss}}$ is charged, the switching frequency decreases and the powering period over the switching period increases as well. It is helpful to start SMPS softly with the internal soft-start time together.


Figure 24. External Soft-Start Circuit
5. Startup: Due to the imbalance of the turn-off resistance between the high- and low-side MOSFETs, the voltage across the DC blocking capacitor cannot be predicted at startup. Additionally, the high-side MOSFET starts with a large duty cycle since the duty cycle of the low-side MOSFET increases step-by-step during softstart time. Therefore, in the case where high voltage is already charged in the DC blocking capacitor due to the higher turn-off resistance of the high-side MOSFET before startup, a large primary current could flow through the high-side MOSFET during turn-on time after startup.

For the high-side MOSFET, a long duty cycle and high applied voltage make an excessive primary current. When the high-side MOSFET turns off, the primary current flows back to the DC link capacitor through the body diode of the low-side MOSFET. It keeps the same status even after turning on and off the low-side MOSFET. When the high-side MOSFET turns on again, a huge current can flow from the DC link capacitor through the channel of the high-side MOSFET and body diode of the low-side one due to the reverse recovery. It may induce unexpected noise into CS pin.

To avoid this issue, the voltage across the DC blocking capacitor must be low enough. In general, two resistors with several MHz can be added on the drain-to-source terminals of each MOSFET to divide the DC link voltage.
6. Burst Operation: To minimize power dissipation in standby mode, the FSFA2100 enters burst-mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 25, the device automatically enters burst mode when the feedback voltage drops below $\mathrm{V}_{\text {BL }}(1.3 \mathrm{~V})$. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes $\mathrm{V}_{\text {BH }}(1.5 \mathrm{~V})$, switching resumes. The feedback voltage then falls and the process repeats. Burst-mode operation alternately enables and disables switching of the MOSFETs, thereby reducing switching loss in standby mode.


Figure 25. Burst-Mode Operation

## Typical Application Circuit (Asymmetric PWM Half-Bridge Converter)

| Application | FPS $^{\text {M }}$ Device | Input Voltage Range | Rated Output Power | Output Voltage <br> (Rated Current) |
| :---: | :---: | :---: | :---: | :---: |
| LCD TV | FSFA2100 | 400 V | 200 W | $25 \mathrm{~V}-8 \mathrm{~A}$ |

## Features

- High Efficiency ( $>93 \%$ at $400 \mathrm{~V}_{\text {IN }}$ input)
- Reduced EMI Noise through Zero-Voltage-Switching (ZVS)
- Enhanced System Reliability with Various Protection Functions
- Internal Soft-Start ( 15 ms )


Figure 26. Typical Application Circuit

## Typical Application Circuit (Continued)

- Core: EER3542 ( $\mathrm{Ae}=107 \mathrm{~mm}^{2}$ )
- Bobbin: EER3542 (Horizontal)

EER3542



Figure 27. Core and Winding

|  | Pin (S $\rightarrow \mathbf{F})$ | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| $N_{p}$ | $8 \rightarrow 1$ | $0.12 \varphi \times 30($ Litz Wire) | 50 | Solenoid Winding |
| $N_{s 1}$ | $16 \rightarrow 13$ | $0.1 \varphi \times 100($ Litz Wire) | 8 | Solenoid Winding |
| $N_{s 2}$ | $12 \rightarrow 9$ | $0.1 \varphi \times 100($ Litz Wire $)$ | 8 | Solenoid Winding |


|  | Pin | Specification | Remark |
| :---: | :---: | :---: | :---: |
| Inductance | $1-8$ | $630 \mu \mathrm{H} \pm 5 \%$ | $100 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage | $1-8$ | $45 \mu \mathrm{H} \pm 10 \%$ | Short One of the Secondary Windings |



FRONT VIEW


RIGHT SIDE VIEW


BOTTOM VIEW


NOTES: UNLESS OTHERWISE SPECIFIED
A. THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD.
B. ALL DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS,

MOLD FLASH AND TIE BAR PROTRUSIONS.
D. DRAWING FILE NAME: MOD09ACREV3


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for AC/DC Converters category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
FSFR2100US BP5722A12 ICE3AR0680VJZ ICE3AR2280CJZ ICE3BR0680JZ ICE3BR2280JZ SEA01 BP5055-12 BP5718A12 ICE2QR4780Z NCP1124BP100G AP3983EP7-G1 ICE2QR4765 TEA19363T/1J AP3125CMKTR-G1 ICE3AR10080CJZ SC1076P065G $\underline{47132} 4722047225$ APR3415BMTR-G1 NCP1126BP100G HF500GP-40 TNY179PN ICE3AR10080JZXKLA1 BM2P0361-Z BM2P249Q-Z BM521Q25F-GE2 INN3164C-H107-TL HR1001CGS-P HR1001LGS-P BM2P131X-Z BM2P161X-Z BM2P181X-Z BM2P201X-Z BM2P241X-Z LNK576DG-TL INN3278C-H215-TL INN3278C-H217-TL INN3678C-H605-TL TNY263PN TNY286PG TNY287PG TNY288DG-TL TNY288PG MP100GN HR1000AGS ICE2QR2280Z1XKLA1 ICE2QS02GXUMA1 ICE3A1065ELJFKLA1


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

