ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]ON Semiconductor ${ }^{\text {® }}$

## FSQ0565RS/RQ <br> Green-Mode Power Switch for Quasi-Resonant Operation - Low EMI and High Efficiency

## Features

■ Optimized for Quasi-Resonant Converters (QRC)

- Low EMI through Variable Frequency Control and AVS (Alternating Valley Switching)
■ High-Efficiency through Minimum Voltage Switching
- Narrow Frequency Variation Range over Wide Load and Input Voltage Variation
■ Advanced Burst-Mode Operation for Low Standby Power Consumption
- Simple Scheme for Sync Voltage Detection
- Pulse-by-Pulse Current Limit

■ Various Protection Functions: Overload Protection (OLP), Over-Voltage Protection (OVP), Internal Thermal Shutdown (TSD) with Hysteresis, Output Short Protection (OSP)
■ Under-Voltage Lockout (UVLO) with Hysteresis

- Internal Startup Circuit

■ Internal High-Voltage Sense FET (650V)
■ Built-in Soft-Start (17.5ms)

## Applications

■ Power Supply for LCD TV and Monitor, VCR, SVR, STB, and DVD \& DVD Recorder

- Adapter


## Description

A Quasi-Resonant Converter (QRC) generally shows lower EMI and higher power conversion efficiency than a conventional hard-switched converter with a fixed switching frequency. The FSQ-series is an integrated Pulse-Width Modulation (PWM) controller and SenseFET specifically designed for quasi-resonant operation and Alternating Valley Switching (AVS). The PWM controller includes an integrated fixed-frequency oscillator, Under-Voltage Lockout (UVLO), LeadingEdge Blanking (LEB), optimized gate driver, internal softstart, temperature-compensated precise current sources for a loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSQ-series can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective designs of quasi-resonant switching flyback converters.

## Ordering Information

| Product Number | PKG. ${ }^{(5)}$ | Operating Temp. | Current Limit | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ Max. | Maximum Output Power ${ }^{(1)}$ |  |  |  | Replaces Devices |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $230 \mathrm{~V}_{\mathrm{AC}} \pm 15 \%{ }^{(2)}$ |  | $85-265 \mathrm{~V}_{\text {AC }}$ |  |  |
|  |  |  |  |  | Adapter ${ }^{(3)}$ | $\begin{gathered} \text { Open } \\ \text { Frame }^{(4)} \end{gathered}$ | Adapter ${ }^{(3)}$ | Open Frame ${ }^{(4)}$ |  |
| FSQ0565RSWDTU | $\begin{aligned} & \text { TO-220F- } \\ & \text { 6L } \end{aligned}$ | -25 to $+85^{\circ} \mathrm{C}$ | 2.25A | $2.2 \Omega$ | 70W | 80W | 41W | 60W | FSCM0565R |
| FSQ0565RQWDTU |  |  | 3.0A |  |  |  |  |  | FSDM0565RE |
| FSQ0565RSLDTU | $\begin{array}{\|c} \hline \text { TO-220F- } \\ 6 \mathrm{~L} \\ \text { (L-Forming) } \end{array}$ | -25 to $+85^{\circ} \mathrm{C}$ | 2.25A | $2.2 \Omega$ | 70W | 80W | 41W | 60W | FSCM0565R <br> FSDM0565RE |
| FSQ0565RQLDTU |  |  | 3.0A |  |  |  |  |  |  |

## Notes:

1. The junction temperature can limit the maximum output power.
2. $230 \mathrm{~V}_{\mathrm{AC}}$ or $100 / 115 \mathrm{~V}_{\mathrm{AC}}$ with doubler.
3. Typical continuous power in a non-ventilated enclosed adapter measured at $50^{\circ} \mathrm{C}$ ambient temperature.
4. Maximum practical continuous power in an open-frame design at $50^{\circ} \mathrm{C}$ ambient.
5. Eco Status, RoHS


Figure 1. Typical Flyback Application

## Block Diagrams



Figure 2. Internal Block Diagram of FSQ0565RS


Figure 3. Internal Block Diagram of FSQ0565RQ

## Pin Configuration



Figure 4. Pin Configuration (Top View)

Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | Drain | SenseFET Drain. High-voltage power SenseFET drain connection. |
| 2 | GND | Ground. This pin is the control ground and the SenseFET source. |
| 3 | $V_{\text {CC }}$ | Power Supply. This pin is the positive supply input, providing internal operating current for <br> both startup and steady-state operation. |
| 4 | FB | Feedback. This pin is internally connected to the inverting input of the PWM comparator. The <br> collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should <br> be placed between this pin and GND. If the voltage of this pin reaches 6V, the overload <br> protection triggers, which shuts down the power switch. |
| 5 | Sync | Sync. This pin is internally connected to the sync-detect comparator for quasi-resonant switch- <br> ing. In normal quasi-resonant operation, the threshold of the sync comparator is 1.2V/1.OV. |
| 6 | $V_{\text {str }}$ | Startup. This pin is connected directly, or through a resistor, to the high-voltage DC link. At <br> startup, the internal high-voltage current source supplies internal bias and charges the exter- <br> nal capacitor connected to the $\mathrm{V}_{\mathrm{Cc}}$ pin. Once $\mathrm{V}_{\mathrm{Cc}}$ reaches 12V, the internal current source is <br> disabled. It is not recommended to connect $\mathrm{V}_{\text {str }}$ and Drain together. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {str }}$ | $\mathrm{V}_{\text {str }}$ Pin Voltage |  | 500 |  | V |
| $\mathrm{V}_{\mathrm{DS}}$ | Drain Pin Voltage |  | 650 |  | V |
| $V_{C C}$ | Supply Voltage |  |  | 20 | V |
| $V_{F B}$ | Feedback Voltage Range |  | -0.3 | 13.0 | V |
| $\mathrm{V}_{\text {Sync }}$ | Sync Pin Voltage |  | -0.3 | 13.0 | V |
| $\mathrm{I}_{\text {DM }}$ | Drain Current Pulsed |  |  | 11 | A |
| $\mathrm{I}_{\mathrm{D}}$ | Continuous Drain Current ${ }^{(6)}$ | $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ |  | 2.8 | A |
|  |  | $\mathrm{T}_{\mathrm{C}}=100^{\circ} \mathrm{C}$ |  | 1.7 |  |
| $\mathrm{E}_{\text {AS }}$ | Single Pulsed Avalanche Energy ${ }^{(7)}$ |  |  | 190 | mJ |
| $\mathrm{P}_{\mathrm{D}}$ | Total Power Dissipation ( $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ ) |  |  | 45 | W |
| $\mathrm{T}_{J}$ | Operating Junction Temperature |  | Internally limited |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Ambient Temperature |  | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Electrostatic Discharge Capability, Human Body Model |  | 2.0 |  | kV |
|  | Electrostatic Discharge Capability, Charged Device Model |  | 2.0 |  |  |

## Notes:

6. Repetitive rating: pulse-width limited by maximum junction temperature.
7. $L=14 \mathrm{mH}$, starting $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.

Thermal Impedance
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Package | Value | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance ${ }^{(8)}$ | TO-220F-6L | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JC}}$ | Junction-to-Case Thermal Resistance ${ }^{(9)}$ |  | 2.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Notes:

8. Free standing with no heat-sink under natural convection.
9. Infinite cooling condition - refer to the SEMI G30-88.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter |  | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SENSEFET SECTION |  |  |  |  |  |  |  |
| $B V_{\text {DSS }}$ | Drain Source Breakdown Voltage |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=100 \mu \mathrm{~A}$ | 650 |  |  | V |
| IDSS | Zero-Gate-Voltage Drain Current |  | $\mathrm{V}_{\mathrm{DS}}=560 \mathrm{~V}$ |  |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Drain-Source On-State Resistance |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{D}}=0.5 \mathrm{~A}$ |  | 1.76 | 2.20 | $\Omega$ |
| $\mathrm{C}_{\text {OSS }}$ | Output Capacitance |  | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=25 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 78 |  | pF |
| $\mathrm{t}_{\mathrm{d} \text { (on) }}$ | Turn-On Delay Time |  | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 22 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time |  | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 52 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | Turn-Off Delay Time |  | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 95 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time |  | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 50 |  | ns |
| CONTROL SECTION |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ON.MAX }}$ | Maximum On Time |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 8.8 | 10.0 | 11.2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{B}}$ | Blanking Time |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {sync }}=5 \mathrm{~V}$ | 13.5 | 15.0 | 16.5 | $\mu \mathrm{s}$ |
| $t_{\text {w }}$ | Detection Time Window |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {sync }}=0 \mathrm{~V}$ |  | 6.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{f}_{S}$ | Initial Switching Frequency |  |  | 59.6 | 66.7 | 75.8 | kHz |
| $\Delta f_{S}$ | Switching Frequency Variation ${ }^{(11)}$ |  | $-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<85^{\circ} \mathrm{C}$ |  | $\pm 5$ | $\pm 10$ | \% |
| $\mathrm{t}_{\text {AVS }}$ | AVS Triggering Threshold ${ }^{(11)}$ | On Time | at $\mathrm{V}_{\mathrm{IN}}=240 \mathrm{~V}_{\mathrm{DC}}, \mathrm{Lm}=360 \mu \mathrm{H}$ (AVS triggered when $\mathrm{V}_{\text {AVs }}>$ spec. and $\mathrm{t}_{\mathrm{AVS}}<\mathrm{spec}$.) |  | 4.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {AVS }}$ |  | Feedback Voltage |  |  | 1.2 |  | V |
| $\mathrm{t}_{\text {SW }}$ | Switching Time Variance by AVS ${ }^{(11)}$ |  | $\begin{aligned} & \text { Sync }=500 \mathrm{kHz} \text { sine input } \\ & \mathrm{V}_{\mathrm{FB}}=1.2 \mathrm{~V}, \mathrm{t}_{\mathrm{ON}}=4.0 \mu \mathrm{~s} \end{aligned}$ | 13.5 |  | 20.5 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\mathrm{FB}}$ | Feedback Source Current |  | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 700 | 900 | 1100 | $\mu \mathrm{A}$ |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle |  | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  |  | 0 | \% |
| $\mathrm{V}_{\text {Start }}$ | UVLO Threshold Voltage |  |  | 11 | 12 | 13 | V |
| $\mathrm{V}_{\text {STOP }}$ |  |  | After turn-on | 7 | 8 | 9 | V |
| $\mathrm{t}_{\mathrm{S} / \mathrm{S}}$ | Internal Soft-Start Time |  | With free-running frequency |  | 17.5 |  | ms |
| $\mathrm{V}_{\text {OVP }}$ | Over-Voltage Protection (FSQ0565RS) |  |  | 18 | 19 | 20 | V |
| $\mathrm{V}_{\text {OVP }}$ | Over-Voltage Protection (FSQ0565RQ) | Threshold Voltage | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2 \mathrm{~V}$ | 7.4 | 8 | 9.6 | V |
| $\mathrm{t}_{\text {OVP }}$ |  | Blanking Time ${ }^{(11)}$ |  | 1.0 | 1.7 | 2.4 | $\mu \mathrm{s}$ |
| BURST-MODE SECTION |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {BURH }}$ | Burst-Mode Voltages |  | $\mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{t}_{\text {PD }}=200 \mathrm{~ns}^{(10)}$ | 0.45 | 0.55 | 0.65 | V |
| $V_{\text {BURL }}$ |  |  | 0.25 | 0.35 | 0.45 | V |
| Hysteresis |  |  |  | 200 |  | mV |

Continued on the following page...

## Electrical Characteristics (Continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter |  | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PROTECTION SECTION |  |  |  |  |  |  |  |
| $\mathrm{I}_{\text {LIMIT }}$ | Peak Current Limit | FSQ0565RS | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{di} / \mathrm{dt}=370 \mathrm{~mA} / \mu \mathrm{s}$ | 2.00 | 2.25 | 2.50 | A |
| $\mathrm{l}_{\text {LIMIT }}$ |  | FSQ0565RQ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{di} / \mathrm{dt}=370 \mathrm{~mA} / \mu \mathrm{s}$ | 2.64 | 3.0 | 3.36 | A |
| $\mathrm{V}_{\text {SD }}$ | Shutdown Feedback Voltage |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ | 5.5 | 6.0 | 6.5 | V |
| $\mathrm{I}_{\text {DELAY }}$ | Shutdown Delay Current |  | $\mathrm{V}_{\mathrm{FB}}=5 \mathrm{~V}$ | 4 | 5 | 6 | $\mu \mathrm{A}$ |
| teb | Leading-Edge Blanking Time ${ }^{(11)}$ |  |  |  | 250 |  | ns |
| tosp | Output Short Protection ${ }^{(11)}$ | Threshold Time | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ <br> OSP triggered when $\mathrm{t}_{\mathrm{ON}}<\mathrm{t}_{\mathrm{OSP}}$, $\mathrm{V}_{\mathrm{FB}}>\mathrm{V}_{\mathrm{OSP}}$ and lasts longer than tosp_FB |  | 1.2 | 1.4 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {OSP }}$ |  | Threshold Feedback Voltage |  | 1.8 | 2.0 |  | V |
| $\mathrm{t}_{\text {OSP_FB }}$ |  | Feedback Blanking Time |  | 2.0 | 2.5 | 3.0 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown ${ }^{(11)}$ | Shutdown Temperature |  | 125 | 140 | 155 | ${ }^{\circ} \mathrm{C}$ |
| Hys |  | Hysteresis |  |  | 60 |  |  |
| SYNC SECTION |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SH1 }}$ | Sync Threshold Voltage 1 |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2 \mathrm{~V}$ | 1.0 | 1.2 | 1.4 | V |
| $\mathrm{V}_{\text {SL1 }}$ |  |  | 0.8 | 1.0 | 1.2 |  |
| $\mathrm{t}_{\text {sync }}$ | Sync Delay Time ${ }^{(11,12)}$ |  |  |  |  | 230 |  | ns |
| $\mathrm{V}_{\text {SH2 }}$ | Sync Threshold Voltage 2 |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2 \mathrm{~V}$ | 4.3 | 4.7 | 5.1 | V |
| $\mathrm{V}_{\mathrm{SL} 2}$ |  |  | 4.0 | 4.4 | 4.8 |  |
| $V_{\text {CLAMP }}$ | Low Clamp Voltage |  |  | $I_{\text {SYNC_MAX }}=800 \mu \mathrm{~A}$, <br> $I_{\text {SYNC_MIN }}=50 \mu \mathrm{~A}$ | 0.0 | 0.4 | 0.8 | V |
| TOTAL DEVICE SECTION |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OP}}$ | Operating Supply Current |  | $\mathrm{V}_{\mathrm{CC}}=13 \mathrm{~V}$ | 1 | 3 | 5 | mA |
| $\mathrm{I}_{\text {START }}$ | Start Current |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V} \\ & \text { (before } \left.\mathrm{V}_{\mathrm{CC}} \text { reaches } \mathrm{V}_{\mathrm{START}}\right) \end{aligned}$ | 350 | 450 | 550 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CH}}$ | Startup Charging Current |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\text {STR }}=$ minimum 50 V | 0.65 | 0.85 | 1.00 | mA |
| $\mathrm{V}_{\text {STR }}$ | Minimum V ${ }_{\text {STR }}$ Supply Voltage |  |  |  | 26 |  | V |

## Notes:

10. Propagation delay in the control IC.
11. Guaranteed by design; not tested in production.
12. Includes gate turn-on time.

Comparison Between FSDM0x65RNB and FSQ-Series

| Function | FSDM0x65RE | FSQ-Series | FSQ-Series Advantages |
| :---: | :---: | :---: | :---: |
| Operation Method | Constant Frequency PWM | Quasi-Resonant Operation | - Improved efficiency by valley switching <br> - Reduced EMI noise <br> - Reduced components to detect valley point |
| EMI Reduction | Frequency Modulation | Reduced EMI Noise | - Valley Switching <br> - Inherent Frequency Modulation <br> - Alternate Valley Switching |
| Hybrid Control |  | CCM or AVS Based on Load and Input Condition | - Improves efficiency by introducing hybrid control |
| Burst-Mode Operation | Burst-Mode Operation | Advanced Burst-Mode Operation | - Improved standby power by advanced burst-mode |
| Strong Protections | OLP, OVP | OLP, OVP, OSP | - Improved reliability through precise OSP |
| TSD | $145^{\circ} \mathrm{C}$ without Hysteresis | $140^{\circ} \mathrm{C}$ with $60^{\circ} \mathrm{C}$ Hysteresis | Stable and reliable TSD operation <br> Converter temperature range |

Differences Between FSQ0565RS and FSQ0565RQ

| Function | FSQ0565RS | FSQ0565RQ | Remark |
| :---: | :---: | :---: | :--- |
| ILIM | 2.25 A | 3.0 A | - Lower current peak is suitable to reduce conduc- <br> tion loss <br> - Higher current peak is suitable for handling higher <br> power |
| Over Voltage <br> Protection | $\mathrm{V}_{\mathrm{CC}}$ OVP <br> (triggered by $\mathrm{V}_{\mathrm{CC}}$ <br> voltage) | Sync OVP <br> (triggered by Sync <br> voltage) | Sync OVP is suitable when $\mathrm{V}_{\mathrm{CC}}$ voltage is pre reg- <br> ulated. |

## Typical Performance Characteristics

These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 5. Operating Supply Current ( $\mathrm{I}_{\mathrm{OP}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 7. UVLO Stop Threshold Voltage $\left(\mathrm{V}_{\mathrm{STOP}}\right)$ vs. $\mathrm{T}_{\mathrm{A}}$


Figure 9. Initial Switching Frequency $\left(\mathrm{f}_{\mathrm{S}}\right) \mathrm{vs} . \mathrm{T}_{\mathrm{A}}$


Figure 6. UVLO Start Threshold Voltage ( $\mathrm{V}_{\text {Start }}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 8. Startup Charging Current ( $\mathrm{I}_{\mathrm{CH}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 10. Maximum On Time ( $\mathrm{t}_{\mathrm{ON} . \mathrm{MAX}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$

Typical Performance Characteristics (Continued)
These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 11. Blanking Time $\left(\mathrm{t}_{\mathrm{B}}\right)$ vs. $\mathrm{T}_{\mathrm{A}}$


Figure 13. Shutdown Delay Current (loletay vs. $\mathrm{T}_{\mathrm{A}}$


Figure 15. Burst-Mode Low Threshold Voltage ( $\mathrm{V}_{\text {burl }}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 12. Feedback Source Current ( $\mathrm{I}_{\mathrm{FB}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 14. Burst-Mode High Threshold Voltage
( $\mathbf{V}_{\text {burh }}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 16. Peak Current Limit (lim) vs. $\mathrm{T}_{\mathrm{A}}$

Typical Performance Characteristics (Continued)
These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 17. Sync High Threshold Voltage 1
$\left(\mathrm{V}_{\mathrm{SH} 1}\right)$ vs. $\mathrm{T}_{\mathrm{A}}$


Figure 19. Shutdown Feedback Voltage ( $\mathrm{V}_{\mathrm{SD}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 21. Sync High Threshold Voltage 2
$\left(\mathrm{V}_{\mathrm{SH} 2}\right)$ vs. $\mathrm{T}_{\mathrm{A}}$


Figure 18. Sync Low Threshold Voltage 1
( $\mathrm{V}_{\mathrm{SL} 1}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 20. Over-Voltage Protection ( $\mathrm{V}_{\mathrm{OV}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 22. Sync Low Threshold Voltage 2
( $\mathrm{V}_{\mathrm{SL} 2}$ ) vs. $\mathrm{T}_{\mathrm{A}}$

## Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor ( $\mathrm{C}_{\mathrm{a}}$ ) connected to the $\mathrm{V}_{\mathrm{Cc}}$ pin, as illustrated in Figure 23. When $\mathrm{V}_{\mathrm{CC}}$ reaches 12 V , the power switch begins switching and the internal high-voltage current source is disabled. The power switch continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless $\mathrm{V}_{\mathrm{CC}}$ goes below the stop voltage of 8 V .


Figure 23. Startup Circuit
2.Feedback Control: power switch employs current-mode control, as shown in Figure 24. An opto-coupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the $R_{\text {sense }}$ resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V , the opto-coupler LED current increases, pulling down the feedback voltage and reducing the duty cycle. This typically happens when the input voltage is increased or the output load is decreased.


Figure 24. Pulse-Width-Modulation (PWM) Circuit
2.1 Pulse-by-Pulse Current Limit: Because currentmode control is employed, the peak current through the SenseFET is limited by the inverting input of PWM comparator $\left(\mathrm{V}_{\mathrm{FB}}{ }^{*}\right)$, as shown in Figure 24. Assuming that the 0.9 mA current source flows only through the internal resistor ( $3 \mathrm{R}+\mathrm{R}=2.8 \mathrm{k}$ ), the cathode voltage of diode D 2 is about 2.5 V . Since D 1 is blocked when the feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) exceeds 2.5 V , the maximum voltage of the cathode of D 2 is clamped at this voltage, clamping $\mathrm{V}_{\mathrm{FB}}{ }^{*}$. Therefore, the peak value of the current through the SenseFET is limited.
2.2 Leading-Edge Blanking (LEB): At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the $\mathrm{R}_{\text {sense }}$ resistor would lead to incorrect feedback operation in the current-mode PWM control. To counter this effect, the power switch employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $t_{\text {LEB }}$ ) after the SenseFET is turned on.
3. Synchronization: The FSQ-series employs a quasiresonant switching technique to minimize the switching noise and loss. The basic waveforms of the quasiresonant converter are shown in Figure 25. To minimize the MOSFET's switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, which is indirectly detected by monitoring the $\mathrm{V}_{\mathrm{CC}}$ winding voltage, as shown in Figure 25.


Figure 25. Quasi-Resonant Switching Waveforms

The switching frequency is the combination of blank time $\left(t_{\mathrm{B}}\right)$ and detection time window ( $\mathrm{t}_{\mathrm{W}}$ ). In case of a heavy load, the sync voltage remains flat after $t_{B}$ and waits for valley detection during $t_{W}$. This leads to a low switching frequency not suitable for heavy loads. To correct this drawback, additional timing is used. The timing conditions are described in Figures 26, 27, and 28. When the $\mathrm{V}_{\text {sync }}$ remains flat higher than 4.4 V at the end of $\mathrm{t}_{\mathrm{B}}$, which is instant $t_{X}$, the next switching cycle starts after internal delay time from $t_{x}$. In the second case, the next switching occurs on the valley when the $\mathrm{V}_{\text {sync }}$ goes below 4.4 V within $\mathrm{t}_{\mathrm{B}}$. Once $\mathrm{V}_{\mathrm{sync}}$ detects the first valley in $\mathrm{t}_{\mathrm{B}}$, the other switching cycle follows classical QRC operation.


Figure 26. $\mathrm{V}_{\text {sync }}>4.4 \mathrm{~V}$ at $\mathrm{t}_{\mathrm{X}}$


Figure 27. $\mathrm{V}_{\text {sync }}<4.4 \mathrm{~V}$ at $\mathrm{t}_{\mathrm{X}}$


Figure 28. After $\mathbf{V}_{\text {sync }}$ Finds First Valley
4. Protection Circuits: The FSQ-series has several self-protective functions, such as Overload Protection (OLP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart mode. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes $\mathrm{V}_{\mathrm{CC}}$ to fall. When $\mathrm{V}_{\mathrm{CC}}$ falls down to the Under-Voltage Lockout (UVLO) stop voltage of 8 V , the protection is reset and the startup circuit charges the $\mathrm{V}_{\mathrm{CC}}$ capacitor. When the $\mathrm{V}_{\mathrm{CC}}$ reaches the start voltage of 12 V , normal operation resumes. If the fault condition is not removed, the SenseFET remains off and $\mathrm{V}_{\mathrm{CC}}$ drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, reliability is improved without increasing cost.


Figure 29. Auto Restart Protection Waveforms
4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in the normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SenseFET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ decreases below the set voltage. This reduces the current through the optocoupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$. If $\mathrm{V}_{\mathrm{FB}}$ exceeds 2.5 V , D 1 is blocked and the $5 \mu \mathrm{~A}$ current source starts to charge $\mathrm{C}_{\mathrm{B}}$ slowly up to $\mathrm{V}_{\mathrm{CC}}$. In this condition, $\mathrm{V}_{\mathrm{FB}}$ continues increasing until it reaches 6 V , when the switching operation is terminated, as shown in Figure 30. The delay time for shutdown is the time required to charge $\mathrm{C}_{\mathrm{FB}}$ from 2.5 V to 6 V with $5 \mu \mathrm{~A}$. A $20 \sim 50 \mathrm{~ms}$ delay time is typical for most applications.


Figure 30. Overload Protection
4.2 Abnormal Over-Current Protection (AOCP): When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Even though the FSQ-series has overload protection, it is not enough to protect the FSQ-series in that abnormal case, since severe current stress is imposed on the SenseFET until OLP triggers. The FSQ-series has an internal AOCP circuit, shown in Figure 31. When the gate turnon signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.


Figure 31. Abnormal Over-Current Protection
4.3 Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Such a steep current brings high voltage stress on the drain of SenseFET when turned off. To protect the device from such an abnormal condition, OSP is included in the FSQseries. It is comprised of detecting $\mathrm{V}_{\mathrm{FB}}$ and SenseFET turn-on time. When the $\mathrm{V}_{\mathrm{FB}}$ is higher than 2 V and the SenseFET turn-on time is lower than $1.2 \mu \mathrm{~s}$, the power switch recognizes this condition as an abnormal error and shuts down PWM switching until $\mathrm{V}_{\mathrm{CC}}$ reaches $\mathrm{V}_{\text {start }}$ again. An abnormal condition output short is shown in Figure 32.


Figure 32. Output Short Waveforms
4.4.1 $\quad \mathrm{V}_{\mathrm{CC}}$ Over-Voltage Protection (OVP) of FSQ0565RS: If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. In this case, $\mathrm{V}_{\mathrm{fb}}$ climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until overload protection is activated. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an over-voltage protection (OVP) circuit is employed. In general, $\mathrm{V}_{\mathrm{CC}}$ is proportional to the output voltage and the

FSQ-series uses $V_{C C}$ instead of directly monitoring the output voltage. If $\mathrm{V}_{\mathrm{CC}}$ exceeds 19 V , an OVP circuit is activated, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, $\mathrm{V}_{\mathrm{CC}}$ should be designed below 19 V .
4.4.2 Sync Over-Voltage Protection (OVP) of FSQ0565RQ: If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. $\mathrm{V}_{\mathrm{FB}}$ climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the peak voltage of the sync signal is proportional to the output voltage and the FSQ-series uses a sync signal instead of directly monitoring the output voltage. If the sync signal exceeds 8 V , an OVP is triggered, shutting down the SMPS. To avoid undesired triggering of OVP during normal operation, two points are considered, as depicted in Figure 33. The peak voltage of the sync signal should be designed below 6 V and the spike of the SYNC pin must be as low as possible to avoid getting longer than $\mathrm{t}_{\mathrm{OVP}}$ by decreasing the leakage inductance shown at $\mathrm{V}_{\mathrm{CC}}$ winding coil.


Figure 33. OVP Triggering of FSQ0565RQ
4.5 Thermal Shutdown with Hysteresis (TSD): The SenseFET and the control IC are built in one package. This enables the control IC to detect the abnormally high temperature of the SenseFET. If the temperature
exceeds approximately $140^{\circ} \mathrm{C}$, the thermal shutdown triggers IC shutdown. The IC resumes operation when the junction temperature decreases $60^{\circ} \mathrm{C}$ from TSD temperature and $\mathrm{V}_{\mathrm{CC}}$ reaches startup voltage $\left(\mathrm{V}_{\text {start }}\right)$.
5. Soft-Start: The power switch has an internal soft-start circuit that increases PWM comparator inverting input voltage with the SenseFET current slowly after it starts. The typical soft-start time is 17.5 ms . The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. This mode helps prevent transformer saturation and reduces stress on the secondary diode during startup.
6. Burst Operation: To minimize power dissipation in standby mode, the power switch enters burst-mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 34, the device automatically enters burst-mode when the feedback voltage drops below $V_{\text {BURL }}(350 \mathrm{mV})$. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes $\mathrm{V}_{\text {BURH }}(550 \mathrm{mV}$ ), switching resumes. The feedback voltage then falls and the process repeats. Burst-mode operation alternately enables and disables switching of the power SenseFET, thereby reducing switching loss in standby mode.


Figure 34. Waveforms of Burst Operation
7. Switching Frequency Limit: To minimize switching loss and Electromagnetic Interference (EMI), the MOSFET turns on when the drain voltage reaches its minimum value in quasi-resonant operation. However, this causes switching frequency to increases at light load conditions. As the load decreases or input voltage increases, the peak drain current diminishes and the switching frequency increases. This results in severe switching losses at light-load condition, as well as intermittent switching and audible noise. These problems create limitations for the quasi-resonant converter topology in a wide range of applications.


Figure 35. QRC Operation with Limited Frequency

To overcome these problems, FSQ-series employs a frequency-limit function, as shown in Figures 35 and 36. Once the SenseFET is turned on, the next turn-on is prohibited during the blanking time ( $\mathrm{t}_{\mathrm{B}}$ ). After the blanking time, the controller finds the valley within the detection time window ( $\mathrm{t}_{\mathrm{W}}$ ) and turns on the MOSFET, as shown in Figures 35 and Figure 36 (Cases A, B, and C). If no valley is found during $t_{W}$, the internal SenseFET is forced to turn on at the end of $t_{W}$ (Case D). Therefore, the devices have a minimum switching frequency of 48 kHz and a maximum switching frequency of 67 kHz .
8. AVS (Alternating Valley Switching): Due to the quasi-resonant operation with limited frequency, the switching frequency varies depending on input voltage, load transition, and so on. At high input voltage, the switching on time is relatively small compared to low input voltage. The input voltage variance is small and the switching frequency modulation width becomes small. To improve the EMI performance, AVS is enabled when input voltage is high and the switching on time is small.
Internally, quasi-resonant operation is divided into two categories; one is first-valley switching and the other is second-valley switching after blanking time. In AVS, two successive occurrences of first-valley switching and the other two successive occurrences of second-valley switching is alternatively selected to maximize frequency modulation. As depicted in Figure 36, the switching frequency hops when the input voltage is high. The internal timing diagram of AVS is described in Figure 37.


Figure 36. Switching Frequency Range


Figure 37. Alternating Valley Switching (AVS)

## PCB Layout Guide

Due to the combined scheme, power switch shows better noise immunity than conventional PWM controller and MOSFET discrete solutions. Furthermore, internal drain current sense eliminates noise generation caused by a sensing resistor. There are some recommendations for PCB layout to enhance noise immunity and suppress the noise inevitable in power-handling components.
There are typically two grounds in the conventional SMPS: power ground and signal ground. The power ground is the ground for primary input voltage and power, while the signal ground is ground for PWM controller. In power switch, those two grounds share the same pin, GND. Normally the separate grounds do not share the same trace and meet only at one point, the GND pin. More, wider patterns for both grounds are good for large currents by decreasing resistance.
Capacitors at the $V_{C C}$ and FB pins should be as close as possible to the corresponding pins to avoid noise from the switching device. Sometimes Mylar® or ceramic capacitors with electrolytic for $V_{C C}$ is better for smooth operation. The ground of these capacitors needs to connect to the signal ground (not power ground).

The cathode of the snubber diode should be close to the Drain pin to minimize stray inductance. The Y-capacitor between primary and secondary should be directly connected to the power ground of DC link to maximize surge immunity.

Because the voltage range of feedback and sync line is small, it is affected by the noise of the drain pin. Those traces should not draw across or close to the drain line.

When the heat sink is connected to the ground, it should be connected to the power ground. If possible, avoid using jumper wires for power ground and drain.


Figure 38. Recommended PCB Layout

Mylar® is a registered trademark of DuPont Teijin Films.

## Typical Application Circuit

| Application | Device | Input Voltage <br> Range | Rated Output Power | Output Voltage <br> (Maximum Current) |
| :---: | :---: | :---: | :---: | :---: |
| LCD Monitor <br> Power Supply | FSQ0565RS | $85-265 \mathrm{~V}_{\mathrm{AC}}$ | 50 W | $5.0 \mathrm{~V}(2.0 \mathrm{~A})$ <br> $14 \mathrm{~V}(2.8 \mathrm{~A})$ |

## Features

- Average efficiency of $25 \%, 50 \%, 75 \%$, and $100 \%$ load conditions is higher than $80 \%$ at universal input

■ Low standby mode power consumption ( $<1 \mathrm{~W}$ at $230 \mathrm{~V}_{\text {AC }}$ input and 0.5 W load)

- Reduce EMI noise through valley switching operation
- Enhanced system reliability through various protection functions

■ Internal soft-start ( 17.5 ms )

## Key Design Notes

- The delay time for overload protection is designed to be about 23 ms with C 105 of 33 nF . If faster/slower triggering of OLP is required, C105 can be changed to a smaller/larger value (e.g. 100nF for 70 ms ).
- The input voltage of $\mathrm{V}_{\text {Sync }}$ must be between 4.7 V and 8 V just after MOSFET turn-off to guarantee hybrid control and to avoid OVP triggering during normal operation.
- The SMD-type 100 nF capacitor must be placed as close as possible to $\mathrm{V}_{\mathrm{CC}}$ pin to avoid malfunction by abrupt pulsating noises and to improve surge immunity.


## 1. Schematic



Figure 39. Demo Circuit of FSQ0565RS

## 2. Transformer



Figure 40. Transformer Schematic Diagram of FSQ0565RS
3. Winding Specification

| Position | No | Pin ( $\mathrm{s} \rightarrow \mathrm{f}$ ) | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Top | Insulation: Polyester Tape t $=0.025 \mathrm{~mm}, 4$ Layers |  |  |  |  |
|  | $\mathrm{N}_{\mathrm{p}} / 2$ | $2 \rightarrow 1$ | $0.4 \phi \times 1$ | 10 | Center Solenoid Winding |
|  | Insulation: Polyester Tape $\mathrm{t}=0.025 \mathrm{~mm}$, 2 Layers |  |  |  |  |
|  | $\mathrm{N}_{\mathrm{a}}$ | $4 \rightarrow 5$ | $0.15 \phi \times 1$ | 7 | Center Solenoid Winding |
|  | Insulation: Polyester Tape t $=0.025 \mathrm{~mm}$, 2 Layers |  |  |  |  |
|  | $\mathrm{N}_{5 \mathrm{~V}}$ | $7 \rightarrow 6$ | $0.4 \phi \times 3$ (TIW) | 3 | Solenoid Winding |
|  | Insulation: Polyester Tape t $=0.025 \mathrm{~mm}, 2$ Layers |  |  |  |  |
|  | $\mathrm{N}_{5 \mathrm{~V}}$ | $8 \rightarrow 6$ | $0.4 \phi \times 3$ (TIW) | 3 | Solenoid Winding |
|  | Insulation: Polyester Tape $\mathrm{t}=0.025 \mathrm{~mm}$, 2 Layers |  |  |  |  |
|  | $\mathrm{N}_{14 \mathrm{~V}} / 2$ | $10 \rightarrow 8$ | $0.4 \phi \times 3$ (TIW) | 5 | Solenoid Winding |
|  | Insulation: Polyester Tape $\mathrm{t}=0.025 \mathrm{~mm}$, 2 Layers |  |  |  |  |
| Bottom | $\mathrm{N}_{\mathrm{p}} / 2$ | $3 \rightarrow 2$ | $0.4 \phi \times 1$ | 32 | Two-Layer Solenoid Winding |

## 4. Electrical Characteristics

|  | Pin | Specification | Remarks |
| :---: | :---: | :---: | :---: |
| Inductance | $1-3$ | $600 \mu \mathrm{H} \pm 10 \%$ | $67 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage | $1-3$ | $15 \mu \mathrm{H}$ Maximum | Short all other pins |

## 5. Core \& Bobbin

- Core: EER3016 ( $\mathrm{Ae}=109.7 \mathrm{~mm}^{2}$ )

■ Bobbin: EER3016

## 6. Demo Board Part List

| Part | Value | Note | Part | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resistor |  |  | C205 | 47nF/50V | Film (Sehwa) |
| R101 | $1 \mathrm{M} \Omega$ | 1W | C301 | $4.7 \mathrm{nF} / 1 \mathrm{kV}$ | Y-cap(Samwha) |
| R102 | $75 \mathrm{k} \Omega$ | 1/2W | Inductor |  |  |
| R103 | $43 \mathrm{k} \Omega$ | 1W | L201 | $5 \mu \mathrm{H}$ | 5A Rating |
| R104 | $0 \Omega$ | jumper | L202 | $5 \mu \mathrm{H}$ | 5A Rating |
| R105 | $100 \Omega$ | optional, 1/4W | Diode |  |  |
| R107 | 39k $\Omega$ | 1/4W, 1\% | D101 | IN4007 | VISHAY |
| R108 | $27 \mathrm{k} \Omega$ | 1/4W, 1\% | D102 | UF4004 | VISHAY |
| R201 | $620 \Omega$ | 1/4W | ZD101 | 1N4745A | 1W 16V Zener Diode (optional) |
| R202 | $1.2 \mathrm{k} \Omega$ | 1/4W | D201 | MBRF10H100 | 10A, 100V Schottky Rectifier |
| R203 | $18 \mathrm{k} \Omega$ | 1/4W, 1\% | D202 | MBRF1060 | 10A,60V Schottky Rectifier |
| R204 | $8 \mathrm{k} \Omega$ | 1/4W, 1\% | IC |  |  |
| R205 | $8 \mathrm{k} \Omega$ | 1/4W, 1\% | IC101 | FSQ0565RS | Power Switch |
| Capacitor |  |  | IC201 | KA431 (TL431) | Voltage Reference |
| C101 | $150 \mathrm{nF} / 275 \mathrm{~V}_{\text {AC }}$ | Box Capacitor(PILKOR) | IC202 | FOD817A | Opto-Coupler |
| C102 | $150 \mathrm{nF} / 275 \mathrm{~V}_{\mathrm{AC}}$ | Box Capacitor(PILKOR) | Fuse |  |  |
| C103 | 100 $\mu \mathrm{F} / 400 \mathrm{~V}$ | Electrolytic (Samwha) | Fuse | 2A/250V |  |
| C104 | $3.3 \mathrm{nF} / 630 \mathrm{~V}$ | Film (Sehwa) | NTC |  |  |
| C105 | $33 \mathrm{nF} / 50 \mathrm{~V}$ | Film (Sehwa) | RT101 | 5D-9 |  |
| C106 | 100nF/50V | Mono (PILKOR) | Bridge Diode |  |  |
| C107 | 47 $\mu$ F/50V | Electrolytic (Samyoung) | BD101 | 2KBP06M | Bridge Diode |
| C201 | 1000 $\mu \mathrm{F} / 25 \mathrm{~V}$ | Low-ESR Electrolytic Capacitor(Samwha) | Line Filter |  |  |
| C202 | 1000 $\mu \mathrm{F} / 25 \mathrm{~V}$ | Low-ESR Electrolytic Capacitor(Samwha) | LF101 | 30 mH |  |
| C203 | $2200 \mu \mathrm{~F} / 10 \mathrm{~V}$ | Low-ESR Electrolytic Capacitor(Samwha) | Transformer |  |  |
| C204 | 1000 $\mu \mathrm{F} / 10 \mathrm{~V}$ | Low-ESR Electrolytic Capacitor(Samwha) | T1 | EER3016 | $\mathrm{Ae}=109.7 \mathrm{~mm}^{2}$ |

## Package Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE DOES NOT COMPLY TO ANY CURRENT PACKAGING STANDARD.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D) LEADFORM OPTION A
E) DFAWING FILENAME: TO220A06REV3

Figure 41. 6-Lead, TO-220 Package (Forming)

## Package Dimensions (Continued)



Figure 42. 6-Lead, TO-220 Package (L-Forming)


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for AC/DC Converters category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
BP5722A12 ICE3AR0680VJZ ICE3AR2280CJZ ICE3BR0680JZ ICE3BR2280JZ SEA01 FAN7621SSJX BP5011 BP5055-12 BP5718A12 ICE2QR4780Z NCP1124BP100G AP3983EP7-G1 ICE2QR4765 TEA19363T/1J AP3125CMKTR-G1 ICE3AR10080CJZ SC1076P065G $\underline{47132} 4722047225$ APR3415BMTR-G1 NCP1126BP100G HF500GP-40 TNY179PN ICE3AR10080JZXKLA1 BM2P0361-Z BM2P249Q-Z BM521Q25F-GE2 INN3164C-H107-TL HR1001CGS-P HR1001LGS-P BM2P131X-Z BM2P161X-Z BM2P181X-Z BM2P201X-Z BM2P241X-Z LNK576DG-TL INN3278C-H215-TL INN3278C-H217-TL INN3678C-H605-TL INN3947CQ-TL INN3073M-H606-TL INN4075C-H181-TL LNK3317D-TL INN4074C-H182-TL INN4075C-H182-TL LNK3316D-TL LNK3306D-TL LNK3307D-TL


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

