

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FTL11639 <br> Configurable Load Switch and Reset Timer

## Features

- Factory Customized Turn-on Time: 38 ms
- Factory Customized Turn-off Delay: 900 ms
- Factory Programmed Reset Delay: 11.5 s
- Factory Programmed Reset Pulse: 400 ms
- Adjustable Reset Delay Option with External Resistor
- Low $<0.2 \mu \mathrm{~A}$ Typical Shutdown Current
- Off Pin Turns Off Load Switch to Maintain Battery Charge during Shipment and Inventory (Ready to Use Right Out of the Box)
- Typical Ron: $21 \mathrm{~m} \Omega$ (Typ.) at $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$
- $3.8 \mathrm{~A} / 4.5 \mathrm{~A}$ Maximum Continuous Current (JEDEC 2S2P, No VIA / with Thermal VIA)
- Low I
- Input Voltage Operating Range: 1.2 V to 5.5 V
- Over-Voltage Protection: Allow Input Pins > V VAT
- Slew Rate / Inrush Control with $t_{R}$ : 2.7 ms (Typical)
- Output Capacitor Discharge Function
- Zero-Second Test-Mode Enable
- IEC61000-4-2, Level 4 compliant SYS_WAKE Pin
- ESD Protected:
- 8 kV HBM ESD (per JESD22-A114)
-10 kV HBM ESD (Pin to Pin, V VAt $^{\text {\& }} \mathrm{V}_{\text {Out }}$ )
- 2 kV CDM (per JESD22-C101)


## Applications

- Smart Phones, Tablet PCs
- Storage, DSLR, and Portable Devices


## Description

The FTL11639 is both a timer for resetting a mobile device and an advanced load management device for applications requiring a highly integrated solution.

If the mobile device is off, holding /SR0 LOW (by pressing power-on key) for $38 \mathrm{~ms} \pm 20 \%$ turns on the PMIC.
As a reset timer, it has one input and one fixed delay output. It generates a fixed delay of $11.5 \mathrm{~s} \pm 20 \%$ by disconnecting the PMIC from the battery power supply. FTL11639 does not accept a new input signal for $400 \mathrm{~ms} \pm 20 \%$ to give the PMIC enough time to turn off.

The reset delay can be customized by connecting an external resistor to the DELAY_ADJ pin. Refer to Table 5.

As an advanced load management switch, the FTL11639 disconnects loads powered from the DC power rail ( $<6 \mathrm{~V}$ ) with stringent off-state current targets and high load capacitances (up to $200 \mu \mathrm{~F}$ ). The FTL11639 consists of a slew-rate controlled low-impedance MOSFET switch ( $21 \mathrm{~m} \Omega$ typical at 4.5 V ) that has exceptionally low off-state current drain ( $<0.2 \mu \mathrm{~A}$ typical) to facilitate compliance with standby power requirements. The slew-rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage drop on power rails.
The low $\mathrm{I}_{\text {CCT }}$ enables direct interface to lower-voltage chipsets without external translation, while maintaining low power consumption.
The device is packaged in advanced, fully "green," 1.31 mm x 1.62 mm , Wafer-Level Chip-Scale Packaging (WLCSP) with backside laminate; providing excellent thermal conductivity, small footprint, and low electrical resistance for a wide application range.

## Related Resources

For additional information, please contact: http://www.fairchildsemi.com/cf/\#Regional-Sales

## Ordering Information

| Part Number | Top <br> Mark | Operating <br> Temperature Range | Package | Packing Method |
| :---: | :---: | :---: | :---: | :---: |
| FTL11639UCX | UC | -40 to $+85^{\circ} \mathrm{C}$ | 12 -Ball WLCSP (with backside laminate), <br> $3 \times 4$ Array, 0.4 mm Pitch, $250 \mu \mathrm{~m}$ Ball, <br> Nominal: $1.31 \mathrm{~mm} \times 1.62 \mathrm{~mm}$ | 3000 Units on <br> Tape and Reel |

## Application Diagram



Figure 1. Typical Application with Stand Alone Switching Charger IC


Figure 2. Typical Application PMIC with Integrated Charger

## Functional Block Diagram



Figure 3. Block Diagram

## Pin Configuration



Figure 4. Top View


Figure 5. Bottom View

## Pin Definitions

| Pin \# | Name | Description |  |
| :---: | :---: | :--- | :--- |
|  |  | 0-Second Factory-Test Mode ${ }^{(1)}$ |  |
| A1, A2, A3 | V $_{\text {OUT }}$ | Switch Output | Switch Output |
| B1, B2, B3 | V $_{\text {BAT }}$ | Supply Input | Supply Input |
| C1 | GND | Ground | Ground |
| C2 | DSR | Delay selection input; connected to GPIO with a 100 k $\Omega$ <br> pull-up resistor or to V ${ }_{\text {BAT }}$ directly without pull-up resistor | Logic LOW |
| C3 | /SR0 | Power-on or reset input; active LOW | Logic LOW |
| D1 | DELAY_ADJ | Reset delay adjustment; MUST tie to $V_{\text {BAT }}$ directly if not <br> used. To adjust the reset delay, a resistor (RADJ) is <br> connected between this pin and ground. | Connected to V VAT or GND |
| D2 | OFF | Load switch disable; falling edge triggered; changes load <br> switch from ON state to OFF state | Don't Care |
| D3 | SYS_WAKE | System wake-up input; changes load switch from OFF state <br> to ON state | Don't Care |

## Note:

1. Zero-Second Factory Test Mode is for tvon and tphl 1 only.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameters | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {bat }}$ | $V_{\text {BAT }}$ to GND |  | -0.3 | 6.5 | V |
| V out | Vout to GND |  |  |  |  |
| Isw | Maximum Continuous Switch Current | 2S2P JEDEC std. PCB |  | 3.8 | A |
|  |  | 2S2P + Thermal VIA JEDEC std. PCB |  | 4.7 |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation Io | lout=4.5 A, Ron $=20 \mathrm{~m} \Omega$ (Max.) |  | 0.41 | W |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage | R, OFF, DELAY_ADJ | -0.5 | 6.5 | V |
|  |  | SYS_WAKE ${ }^{(2)}$ |  | $\mathrm{V}_{\text {BAT }}+0.3$ |  |
| $\mathrm{I}_{1}$ | DC Input Diode Current | $\mathrm{V}_{\text {bat }}<0 \mathrm{~V}$ |  | -50 | mA |
| Icc | DC V ${ }_{\text {cc }}$ or Ground Current per Supply Pin |  |  | $\pm 100$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature Under Bias |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Junction Lead Temperature, Soldering 10 Seconds |  |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance, Junction-to-Ambient | 2S2P JEDEC std. PCB |  | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 2S2P + Thermal VIA JEDEC std. PCB |  | 48 |  |
| $\Theta_{\text {Jc }}$ | Thermal Resistance, Junction-to-Case ${ }^{(3)}$ |  |  | 10.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD | Human Body Model, JEDEC: JESD22-A114 | All Pins |  | 8 | kV |
|  | Human Body Model, Pin to Pin ${ }^{(4)}$ | $\mathrm{V}_{\text {bat, }}$ V ${ }_{\text {Out }}$ |  | 10 |  |
|  | IEC 61000-2-4, Level 4, for SYS_WAKE ${ }^{(5)}$ | Air |  | 15 |  |
|  |  | Contact |  | 8 |  |
|  | Charged Device Model, JESD22-C101 |  |  | 2 |  |

## Notes:

2. SYS_WAKE operates up to 28 V if an external resistor is attached. A value of $100 \mathrm{k} \Omega$ is typically recommended.
3. Uniform temperature at bottom solder.
4. Test conditions: V ${ }_{\text {BAT }}$ vs. GND and Vout vs. GND.
5. $\mathrm{A} 100 \mathrm{k} \Omega$ resistor is required.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameters | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BAT }}$ | Input Voltage ${ }^{(6)}$ | $\mathrm{V}_{\text {BAT }}$ | 1.2 | 5.5 | V |
| $\mathrm{V}_{\text {IN }}$ |  | /SR0, DSR, OFF | 0 |  |  |
|  |  | SYS_WAKE | 0 | $\mathrm{V}_{\text {BAT }}$ |  |
| V out | Output Voltage |  | 0 | 5.5 | V |
| Isw | Maximum Continuous Switch Current | 2S2P JEDEC std. PCB |  | 3.8 | A |
|  |  | 2S2P + Thermal VIA JEDEC std. PCB |  | 4.5 |  |
| $\mathrm{t}_{\text {RFC }}$ | $\mathrm{V}_{\text {BAT }}$ Recovery Time After Power Down | $\mathrm{V}_{\mathrm{BAT}}=0 \mathrm{~V}$ After Power Down, Rising to 0.5 V | 5 |  | ms |
| $\mathrm{T}_{\text {A }}$ | Free-Air Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## Note:

6. $V_{B A T}$ should never be allowed to float while input pins are driven.

## Electrical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{BAT}}=1.2$ to 5.5 V and $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; typical values are at $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameters | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic Operation |  |  |  |  |  |  |
| loff | Off Supply Current | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$, V $\mathrm{V}_{\text {out }}=$ Open, Load Switch=OFF |  |  | 5.5 | $\mu \mathrm{A}$ |
| ISD | Shutdown Current | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$, Load Switch=OFF |  | 0.2 | 5.5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {BAT }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{GND}$, Load Switch=OFF |  | 0.1 | 4.5 |  |
| Ron | On Resistance | $\mathrm{V}_{\text {BAT }}=5.5 \mathrm{~V}$, $\mathrm{l}_{\text {OUT }}=1 \mathrm{~A}^{(7)}$ |  | 20 | 24 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{(7)}$ |  | 21 | 25 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=3.3 \mathrm{~V}$, lout $=500 \mathrm{~mA}^{(7)}$ |  | 24 | 29 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=2.5 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=500 \mathrm{~mA}^{(7)}$ |  | 28 | 35 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=1.8 \mathrm{~V}$, $\mathrm{l}_{\text {OUT }}=250 \mathrm{~mA}^{(7)}$ |  | 37 | 45 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=1.2 \mathrm{~V}$, lout $=250 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{(7)}$ |  | 75 | 100 |  |
| $\mathrm{R}_{\text {PD }}$ | Output Discharge R $\mathrm{R}_{\text {PuLL down }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{OFF}, \mathrm{I}_{\text {FORCE }}=20 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 65 | 85 | $\Omega$ |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage ${ }^{(8)}$ | $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{BAT}} \leq 5.5 \mathrm{~V}$ | 1.2 |  |  | V |
|  |  | 1.2 $\mathrm{V} \leq \mathrm{V}_{\mathrm{BAT}} \leq 1.8 \mathrm{~V}$ | 1.0 |  |  | V |
| VIL | Input Low Voltage ${ }^{(8)}$ |  |  |  | 0.45 | V |
| In | Input Leakage Current ${ }^{(8)}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {BAT }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.5$ | $\mu \mathrm{A}$ |
| ICco | Quiescent Current | /SR0=5.5 V, DSR=5.5 V, <br> SYS_WAKE=5.5 V, OFF =GND, lout=0 mA, <br> $\mathrm{V}_{\text {BAT }}=5.5 \mathrm{~V}$, Load Switch=ON |  | 5.0 | 7.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { /SR0=3.8V, DSR=3.8 V, } \\ & \text { SYS_WAKE=3.8 V, OFF=GND, lout=0 mA, } \\ & \mathrm{V}_{\text {BAT }}=3.8 \mathrm{~V} \text {, Load Switch=ON } \end{aligned}$ |  | 4.0 | 5.5 |  |
| $I_{\text {cct }}$ |  | /SR0=1.2 V or DSR=1.2 V or OFF=1.2 V, SYS_Wake=1.2 V, V ${ }_{\text {BAT }}=5.5 \mathrm{~V}$, Load Switch =ON |  | 7.0 | 12.0 | $\mu \mathrm{A}$ |
| Icc | Dynamic Supply Current | $\text { /SR0=GND, DSR=5.5 V, } \mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V} \text {, Load }$ Switch=ON |  |  | 60 | $\mu \mathrm{A}$ |

## Notes:

7. This parameter is guaranteed by design and characterization; Row is tested with different voltage and current condition in production.
8. Input pins are /SR0, OFF, DSR, and SYS_WAKE. Input pins should not be floated when $\mathrm{V}_{\text {BAT }}$ is connected to the power supply.

## AC Electrical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{BAT}}=1.2$ to 5.5 V and $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; typical values are at $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-On and Reset Timing |  |  |  |  |  |  |
| tvon | Turn-On Time for Vout | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{DSR}=\mathrm{HIGH},$ Figure 30 | 30 | 38 | 46 | ms |
| $t_{\text {PHL1 }}$ | Timer Delay before Reset | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{DSR}=\mathrm{HIGH},$ Figure 31 | 9.2 | 11.5 | 13.8 | S |
| $\mathrm{t}_{\text {REC1 }}$ | Reset Timeout Delay of $\mathrm{V}_{\text {Out }}$ | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$, Figure 31 | 320 | 400 | 480 | ms |
| Load Switch Turn-On Timing |  |  |  |  |  |  |
| toon | Turn-On Delay ${ }^{(9)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, Figure } 29 \end{aligned}$ |  | 1.7 |  | ms |
| $t_{R}$ | $V_{\text {Out }}$ Rise Time ${ }^{(9)}$ |  |  | 2.7 |  | ms |
| ton | Turn-On Time ${ }^{(9)}$, SYS_WAKE to V ${ }_{\text {Out }}$ |  |  | 4.4 |  | ms |
| Load Switch Turn-Off with Delay |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SD }}$ | Delay to Turn Off Load Switch | $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, DSR=HIGH, Figure 28 | 720 | 900 | 1080 | ms |
| $\mathrm{t}_{\mathrm{F}}$ | Vout Fall Time ${ }^{(9)}$ |  |  | 10 |  | ms |
| toff | Turn-Off ${ }^{(10,11)}$ |  |  | 910 |  | ms |
| Load Switch Zero-Second Turn-Off |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SD }}$ | Delay to Turn Off Load Switch | $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{DSR}=\mathrm{LOW}$, Figure 28 |  | 0.6 |  | ms |
| $\mathrm{t}_{\mathrm{F}}$ | Vout Fall Time ${ }^{(9)}$ |  |  | 10.0 |  | ms |
| toff | Turn-Off ${ }^{(10,11)}$ |  |  | 10.6 |  | ms |

## Notes:

9. $t_{0 N}=t_{R}+t_{\text {DON }}$.
10. $t_{O F F}=t_{F}+t_{\text {sd }}$.
11. Output discharge enabled during off-state.

## Zero-Second Factory Test Mode

Unless otherwise noted, $\mathrm{V}_{\mathrm{BAT}}=1.2$ to 5.5 V and $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; typical values are at $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tvon | Turn-On Time for $\mathrm{V}_{\text {Out }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{~V}_{\text {Out }}=\mathrm{OFF}, \\ & \mathrm{DSR}=\mathrm{LOW} \text {, Figure } 30 \end{aligned}$ |  | 4 |  | ms |
| tPHL1 $^{\text {l }}$ | Timer Delay before Reset | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{~V}_{\text {OUT }}=\mathrm{ON} \text {, }$ $\text { DSR=LOW, Figure } 31$ |  | 1 |  | ms |

## Typical Characteristics



Figure 6. Shutdown Current vs. Temperature


Figure 8. Off Supply Current vs. Temperature (Vout=0 V)


Figure 10. Quiescent Current vs. Temperature


Figure 12. Quiescent Current vs. On Voltage ( $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$ )


Figure 7. Shutdown Current vs. Supply Voltage


Figure 9. Off Supply Current vs. Supply Voltage (Vout=0 V)


Figure 11. Quiescent Current vs. Supply Voltage


Figure 13. Quiescent Current vs. On Voltage ( $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}$ )

## Typical Characteristics



Figure 14. Output Discharge Resistor RPD vs. Temperature


Figure 16. Ron vs. Temperature


Figure 18. $\mathrm{t}_{\mathrm{F}} / \mathrm{t}_{\mathrm{F}}$ vs. Temperature


Figure 20. $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\text {Don }} \mathrm{vs}$. Temperature


Figure 15. Output Discharge Resistor RPD vs. Supply Voltage


Figure 17. Row vs. Supply Voltage

Figure 19. $\mathrm{I}_{\text {Sw }}$ vs. $\left(\mathrm{V}_{\text {IBAT }}-\mathrm{V}_{\text {OUT }}\right)$ - SOA


Figure 21. $\mathrm{t}_{\mathrm{R}}$ vs. Supply Voltage


## Typical Characteristics



Figure 22. $\mathrm{t}_{\mathrm{R}}$ vs. Supply Voltage


Figure 24. Turn-On Response ( $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, $\left.C_{L}=1 \mu F, R_{L}=50 \Omega\right)$


Figure 26. Fall Time as a Function of External Resistive Load ( $C_{L=1} \mu \mathrm{~F}, 10 \mu \mathrm{~F}$, and $100 \mu \mathrm{~F}$ )


Figure 23. Turn-Off Response ( $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, $\mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F}$, without External $\mathrm{R}_{\mathrm{L}}$ )


Figure 25. Turn-On Response ( $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, $\left.C_{L}=100 \mu \mathrm{~F}, R_{L}=5 \Omega\right)$


Figure 27. Fall Time as a Function of External Capacitive Load ( $R_{L}=5 \Omega, 50 \Omega$, and $500 \Omega$ )

## Application Information

## Reset Timer and Advanced Load Management

The FTL11639 is both a reset IC and an advanced load management device. A typical application is shown in Figure 1.

## Disconnect PMIC from Battery with OFF Pin (Turn Off)

After holding the DSR pin HIGH, the OFF pin changes from HIGH to LOW (falling edge triggered) and remains LOW for at least 1 ms . The FTL11639 triggers an internal counter to allow a factory-customized 900 ms delay before turning off internal load switch. The delay allows the PMIC to complete a power-down sequence before safely disconnecting from the power supply. However, the turn-off sequence is terminated if a higher priority input is detected in tsD period (see Resolving Input Conflicts).
Alternatively, after holding DSR pin LOW, the OFF pin changes from HIGH to LOW (falling edge triggered) and remains LOW for at least 1 ms . The FTL11639 triggers the zero-second turn-off. Delay tso is significantly reduced to 0.6 ms to avoid the default delay to turn-off load switch (tsd).

With its stringent shutdown current flow, the FTL11639 significantly reduces the current drain on a battery when the PMIC is turned off, preserving battery power for a longer period when a mobile device is in Shutdown Mode.

## Power On

There are two methods to turn on the load switch to wake up the PMIC. When a HIGH is inserted to the SYS_WAKE pin or when /SR0 is held LOW for $>38 \mathrm{~ms}$ (see Figure 30); FTL11639 turns on its load switch to allow the PMIC to connect to the battery. The reset feature is disabled when Vout is toggled from OFF to ON. Continuously holding /SR0 LOW does not trigger a reset event.
To enable the reset feature, /SR0 must return to HIGH such that FTL11639 resets its internal counter.

## Reset Timer and Power Off with /SR0 Pin

During normal operation of a mobile device, if a reset operation or a power-off event is needed; holding the power switch, to which /SR0 is connected and is forced LOW, for at least 11.5 s causes the FTL11639 to cut off the supply power to PMIC. FTL11639 does not accept any new input signal for $400 \mathrm{~ms} \pm 20 \%$ to give the PMIC enough time to turn off.

After reset, the load switch remains in OFF state and the /SR0 must return to HIGH before any new input signal is accepted. However, when load switch is in ON state and /SR0 is forced to LOW, in event of /SRO returning to HIGH within 11.5 s , the FTL11639 resets its counter and Vout remains in ON state; there is no change on Vout and a reset does not occur.

## Power-On Reset

When the FTL11639 is connected to a battery ( $\mathrm{V}_{\mathrm{BAT}} \geq 1.2 \mathrm{~V}$ ), the part goes into Power-On Reset (POR) Mode. All internal registers are reset and $\mathrm{V}_{\text {out }}$ is ON at the end of POR sequence (see Table 2).

## Zero-Second Factory Test Mode

FTL11639 includes a Zero-Second Factory Test Mode to shorten the turn-on time for Vout (tvon) and timer delay before reset (tpHL1) for factory testing.
When $V_{\text {OUt }}$ is OFF, the default turn-on time (tvon) is 38 ms . If the DSR pin is LOW prior to /SR0 going LOW, the FTL11639 bypasses the 38 ms delay and Vout is changed from OFF to ON immediately.

Similarly, default reset delay ( $\mathrm{t}_{\text {phL }}$ ) is 11.5 s . If $\mathrm{V}_{\text {OUt }}$ is ON and the DSR pin is LOW prior to /SRO going LOW, the FTL11639 enters Zero-Second Factory Test Mode and bypasses the default reset delay of 11.5 s ; Vout is pulled from ON to OFF immediately. The reset pulse ( $\mathrm{t}_{\mathrm{REC} 1}$ ) remains at 400 ms in Zero-Second Factory Test Mode.

The DSR pin should never be left floating during normal operation.

Table 1. $V_{\text {OUt }}$ and Input Conditions

| Function | Initial Conditions (t=0 Second) |  |  |  | Associated Delay (Typical) | $\mathrm{V}_{\text {OUT }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | /SR0 | SYS_WAKE | OFF | DSR |  | Before | After |
| Power-On | LOW | $\mathrm{X}^{(12)}$ | X | LOW | $\mathrm{t}_{\mathrm{VON}}<4 \mathrm{~ms}$ | OFF | ON |
|  | LOW | X | X | HIGH | $\mathrm{tvon}=38 \mathrm{~ms}$ | OFF | ON |
|  | HIGH | HIGH | X | X | $\mathrm{t}_{\mathrm{N}=}=4.4 \mathrm{~ms}$ | OFF | ON |
| Reset Function (Power-Off) | LOW | X | X | LOW | $\begin{gathered} \mathrm{t}_{\mathrm{PHL} 1}<1 \mathrm{~ms} \\ \mathrm{t}_{\mathrm{REC} 1}=400 \mathrm{~ms} \end{gathered}$ | ON | OFF |
|  | LOW | X | X | HIGH | $\begin{gathered} \mathrm{t}_{\text {PHL1 } 1}=11.5 \mathrm{~s}^{(13)} \\ \mathrm{t}_{\mathrm{REC} 1}=400 \mathrm{~ms} \end{gathered}$ | ON | OFF |
| Turn Off | HIGH | LOW | $L{ }^{(12)}$ | LOW | $\mathrm{tsD}_{\text {c }}<1 \mathrm{~ms}$ | ON | OFF |
|  | HIGH | LOW | L | HIGH | tsd=900 ms | ON | OFF |

## Notes:

12. $X=$ Don't care, $L=$ falling edge.
13. Reset delay (tpHL1) is adjustable (see Table 5).

## Table 2. Pin Condition after POR

| Pin Name | /SR0 | DSR | SYS_WAKE | OFF | V $_{\text {OUT }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Default State (after POR) | 1 | 1 | 0 | 1 | ON |

Note:
14. $1=$ input logic $\mathrm{HIGH} ; 0=$ input logic $L O W$; $\mathrm{ON}=$ load switch is in ON state.

Timing Diagrams


Figure 28. Timing Diagram (OFF vs. Vout)


Figure 30. Power On with /SR0


Figure 29. Timing Diagram (SYS_WAKE vs. Vout)


Figure 31. Reset Timing

## Resolving Input Conflict

FTL11639 allows multiple inputs at the same time and can resolve conflicts based on the priority level (see Table 3). When two input pins are triggered at the same time, only the higher priority input is served and the lower priority input is being ignored. To have the lower-priority signal serviced, it must be repeated.

Table 3. Input Priority

| Input | Priority (1=Highest) |
| :---: | :---: |
| /SR0 | 1 |
| SYS_WAKE | 2 |
| OFF | 3 |

## Special Note on OFF Pin

In the tsD period (DSR=HIGH only, see Figure 28); if /SR0 or SYS_WAKE is triggered when $0<\mathrm{t}<\mathrm{tsD}$, the FTL11639 exits the turn-off sequence and $\mathrm{V}_{\text {out }}$ remains in ON state. The higher priority input is served regardless of the condition of the OFF pin.

To re-initiate the turn-off sequence, the OFF pins must return to HIGH, then toggle from HIGH to LOW again. The same input priority applies (Table 3) if DSR $=$ HIGH.

## Application-Specific Note on OFF Pin

It is a common to place FTL11639 between the battery and the PMIC. In this configuration, the input to the OFF pin is logic LOW after the FTL11639 completes the POR. This is because the OFF pin is commonly tied to the I/O of the PMIC or baseband, which has no power.
Per Table 2, the internal register of the OFF pin is set to HIGH after POR. Therefore, a HIGH-to-LOW transition (a falling edge) is triggered when FTL11639 completes POR. FTL11639 immediately starts the delay to turn off load switch ( $\mathrm{t}_{\mathrm{sD}}$ ). The VOUT pin changes from ON state to OFF state unless tsd is interrupted (see Special Note on OFF Pin).
Similiarly, if the input to the OFF pin is logic HIGH when FTL11639 completes its POR, the VOUT pin remains ON.
Table 4. OFF Pin Behavior

| VOUT <br> (After POR) | Immedate <br> Input to OFF <br> after POR | Associated <br> Delay | VOUT |
| :---: | :---: | :---: | :---: |
| ON | HIGH | N/A | ON |
| ON | LOW | tsD $=900 \mathrm{~ms}$ | OFF |

## Special Note on SYS_WAKE Pin

The SYS_WAKE pin is designed and characterized to handle high-voltage input for at least 20 V . Therefore, in application, a current-limiting resistor (i.e $100 \mathrm{k} \Omega$ ) is required between the SYS_WAKE pin and the input signal regardless of input voltage.

## Adjustable Reset Delay with an External Resistor and DSR

The reset delay is adjustable by connecting a commonly available, low-power, $\pm 5 \%$, RoHS-compliant resistor between the DELAY_ADJ pin and the GND pin (see Table 5). To disable the adjustable delay feature, DELAY_ADJ should be tied to $\mathrm{V}_{\mathrm{BAT}}$ directly.

The reset delay is factory programmed at 7.5 s .
The additional power consumption caused by using an external resistor is negligible. The external resistor is normally disconnected and is enabled for milliseconds when /SRO is pulled LOW.

This external adjustment provides an alternative for delay time for engineering and production at customer locations.
Fairchild can also factory program a wide range of turn-on times for $\mathrm{V}_{\text {out }}$ (tvon), timer delay before reset (tphLi), reset timeout delay for $\mathrm{V}_{\text {OUT }}\left(\mathrm{t}_{\mathrm{REC}}\right)$, and load switch turn-off time (toff) to match customer applications. The external resistor ( $\mathrm{R}_{\mathrm{ADJ}}$ ) can be eliminated by factory programming, if desired.
For details, contact an authorized sales representative: http://www.fairchildsemi.com/ct/\#Regional-Sales.

Table 5. Delay Adjustment vs. External Resistor

| External Resistor $R_{\text {ADJ }}(k \Omega)$ | Delay Multiplier | Adjusted Reset Delay tphli_ADJ, (Seconds) $\pm 20 \%$ |
| :---: | :---: | :---: |
| Tie to GND (No Resistor) | $0.50 \times \mathrm{tPHL} 1$ | 5.8 |
| 3.9 | $0.75 \times$ tPHL1 | 8.6 |
| 10 | $1.25 \times \mathrm{tPHL} 1$ | 14.4 |
| 22 | $1.50 \times \mathrm{tPHL} 1$ | 17.3 |
| 47 | $1.75 \times \mathrm{tPHL} 1$ | 20.1 |
| 120 | $2.00 \times$ tPHL1 | 23.0 |
| Tie to $\mathrm{V}_{\text {BAT }}$ (No Resistor) | $1.00 \times \mathrm{tPHL} 1$ | 11.5 |

## IntelliMAX ${ }^{\text {TM }}$ Switch Inside the FTL11639

## Input Capacitor

The IntelliMAX ${ }^{\text {M }}$ switch inside the reset timer doesn't require an input capacitor. To reduce device inrush current, a $0.1 \mu \mathrm{~F}$ ceramic capacitor, $\mathrm{C}_{\mathrm{IN}}$, is recommended close to the $\mathrm{V}_{\text {BAT }}$ pin. A higher value of $\mathrm{C}_{\text {IN }}$ can be used to reduce the voltage drop experienced as the switch is turned on into a large capacitive load.

## Output Capacitor

While the load switch works without an output capacitor; if parasitic board inductance forces Vout below GND when switching off, a $0.1 \mu \mathrm{~F}$ capacitor, Cout, should be placed between $\mathrm{V}_{\text {OUt }}$ and GND.

## Fall Time

Device output fall time can be calculated based on the RC constant of the external components, as follows:

$$
\begin{equation*}
t_{F}=R_{L} \times C_{L} \times 2.2 \tag{1}
\end{equation*}
$$

where $t_{F}$ is $90 \%$ to $10 \%$ fall time; $R_{L}$ is output load; and $C_{L}$ is output capacitor.

The same equation works for a device with a pull-down output resistor. $R_{L}$ is replaced by a parallel connected pull-down and an external output resistor combination, calculated as:

$$
\begin{equation*}
t_{F}=\frac{R_{L} \times R_{P D}}{R_{L}+R_{P D}} \times C_{L} \times 2.2 \tag{2}
\end{equation*}
$$

where $t_{F}$ is $90 \%$ to $10 \%$ fall time; $R_{L}$ is output load; $R_{\text {PD }}=65 \Omega$ is output pull-down resistor; and $C_{L}$ is the output capacitor.

## Resistive Output Load

If resistive output load is missing, the IntelliMAX switch without a pull-down output resistor does not discharge the output voltage. Output voltage drop depends, in that case, mainly on external device leaks.

## Application Specifics

At maximum operational voltage ( $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}$ ), device inrush current might be higher than expected. Spike current should be taken into account if $\mathrm{V}_{\mathrm{BAT}}>5 \mathrm{~V}$ and the output capacitor is much larger than the input capacitor. Input current $I_{\text {BAT }}$ can be calculated as:

$$
\begin{equation*}
I_{B A T}(t) \approx \frac{V_{O U T}(t)}{R_{L O A D}}+\left(C_{L O A D}-C_{I N}\right) \frac{d V_{O U T}(t)}{d t} \tag{3}
\end{equation*}
$$

where switch and wire resistances are neglected and capacitors are assumed ideal.

Estimating $\mathrm{V}_{\text {OUT }}(\mathrm{t})=\mathrm{V}_{\text {BAT }} / 10$ and using experimental formula for slew rate $\left(\mathrm{d} \mathrm{V}_{\text {out }}(\mathrm{t}) / \mathrm{dt}\right)$, spike current can be written as:

$$
\begin{equation*}
\max \left(I_{B A T}\right)=\frac{V_{B A T}}{10 R_{L O A D}}+\left(C_{L O A D}-C_{I N}\right)\left(0.05 V_{B A T}-0.255\right) \tag{4}
\end{equation*}
$$

where supply voltage $\mathrm{V}_{\mathrm{BAT}}$ is in volts; capacitances are in micro farads; and resistance is in ohms.

Example: If $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=100 \mu \mathrm{~F}, \quad \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, and $R_{\text {LOAD }}=50 \Omega$; calculate the spike current by:

$$
\max \left(I_{B A T}\right)=\frac{5.5}{10 \times 50}+(100-10)(0.05 \times 5.5-0.255) A=1.8 A
$$

Maximum spike current is 1.8 A , while average ramp-up current is:

$$
\begin{aligned}
& I_{B A T}(t) \approx \frac{V_{O U T}(t)}{R_{L O A D}}+\left(C_{L O A D}-C_{I N}\right) \frac{d V_{B A T}(t)}{d t} \\
& \approx 2.75 / 50+100 \times 0.0022=0.275 A
\end{aligned}
$$

## Output Discharge

The device contains a $R_{P D}=65 \Omega$ on-chip pull-down resistor for quick output discharge. The resistor is activated when the switch is turned off.

## Recommended Layout

For best thermal performance and minimal inductance and parasitic effects, keeping the input and output traces short and capacitors as close to the device as possible is recommended. Additional recommended layout considerations include:

- A1, A2, and A3 are interconnected at PCB, as close to the landing pad as possible.
- B1, B2, and B3 are interconnected at PCB, as close to the landing pad as possible.
- $\quad \mathrm{C} 1$ (GND) is connected to GND plane of PCB.
- Reserve a pad for capacitor connection (C1) between $V_{\text {BAt }}$ and GND, if no input capacitor is planned.
- Reserve a pad for capacitor connection (C2) between $V_{\text {out }}$ and GND, if no output capacitor is planned.
- Use a dedicated $V_{\text {Out }}$ or $V_{\text {bat }}$ plane to improve thermal dissipation.


Figure 32. Sample Layout

Product Specific Package Dimensions

| $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| $1.615 \pm 0.030$ | $1.310 \pm 0.030$ | 0.255 | 0.208 |


| REVISIONS |  |  |  |
| :---: | :---: | :---: | :---: |
| REV | DESCRIPTION | DATE | APP'D / SITE |
| 1 | Initial drawing release. | $8-19-09$ | L. England / FSME |



TOP VIEW


RECOMMENDED LAND PATTERN (NSMD PAD TYPE)


## SIDE VIEWS



BOTTOM VIEW

NOTES:
A. NO JEDEC REGISTRATION APPLIES.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
E. PACKAGE NOMINAL HEIGHT IS 586 MICRONS $\pm 39$ MICRONS (547-625 MICRONS).
f. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
G. DRAWING FILENAME: MKT-UC012ACrev1.

| APPROVALS | DATE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {orame }}$ L. England | 8-19-09 |  |  |  |  |  |
| ${ }^{\text {Dofac. OMK }}$ S. Martin | 8-19-09 | 12BALL WLCSP, 3X4 ARRAY 0.4MM PITCH, 250UM BALL |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Prooser |  | scale | $\begin{aligned} & { }^{\mathrm{s} 2 \mathrm{E}} \\ & \mathrm{~N} / \mathrm{a} \end{aligned}$ | MKT | 12AC | ReV 1 |
| ${ }^{\text {mam }}$ |  | DO NOT | SCALE | WNG | SHEET |  |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A MIC2012YM-TR NCP45780IMN24RTWG AP22953CW12-7 MAX14919AUP+T MAX14919ATP+ KTS1697AEOAB-TR TCK207AN,LF BD2227G-LBTR TCK126BG,LF XC8111AAA010R-G MPQ5072GG-AEC1-P TCK128BG,LF XC8110AA018R-G XC8110AA010R-G XC8111AA018R-G MC33882PEP TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

