

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FTL75939 <br> Configurable Reset Timer with Integrated Load Switch

## Features

- Factory Programmed Reset Delay: 7.5 s
- Factory Programmed Reset Pulse: 400 ms
- Factory Customized Turn-on Time: 2.3 s
- Factory Customized Turn-off Delay: 7.3 s
- Adjustable Reset Delay Option with External Resistor
- Low Icct Saves Power Interfacing to Low-Voltage Chips
- Off Pin Turns Off Load Switch to Maintain Battery Charge during Shipment and Inventory. Ready to use Right Out of the Box
- Input Voltage Operating Range: 1.2 V to 5.5 V
- Over-Voltage Protection: Allow Input Pins $>\mathrm{V}_{\text {BAT }}$
- Typical Ron: $21 \mathrm{~m} \Omega$ (Typ.) at $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$
- Slew Rate / Inrush Control with $\mathrm{t}_{\mathrm{R}}: 2.7 \mathrm{~ms}$ (Typical)
- 3.8 A / 4.5 A Maximum Continuous Current (JEDEC 2S2P, No VIA / with Thermal VIA)
- Output Capacitor Discharge Function
- Zero-Second Test-Mode Enable
- Low < $0.2 \mu \mathrm{~A}$ Typical Shutdown Current
- IEC61000-4-2, , Level 4 compliant SYS_WAKE Pin
- ESD Protected:
- 8 kV HBM ESD (per JESD22-A114)
- 10 kV HBM ESD (Pin to Pin, $\mathrm{V}_{\text {bat }}$ \& Vout)
- 2 kV CDM (per JESD22-C101)


## Applications

- Smart Phones, Tablet PCs
- Storage, DSLR, and Portable Devices


## Description

The FTL75939 is both a timer for resetting a mobile device and an advanced load management switch for applications requiring a highly integrated solution.
If the mobile device is off, holding /SR0 LOW (by pressing power-on key) for $2.3 \mathrm{~s} \pm 20 \%$ turns on the PMIC.

As a reset timer, it has one input and one fixed delay output. It generates a fixed delay of $7.5 \mathrm{~s} \pm 20 \%$ by disconnecting the PMIC from the battery power supply for $400 \mathrm{~ms} \pm 20 \%$. Then the load switch is turned on again to reconnect the battery to the PMIC such that PMIC goes into power-on sequence. The reset delay can be customized by connecting an external resistor to the DELAY_ADJ pin. Refer to Table 4.
As an advanced load management switch, the FTL75939 disconnects loads powered from the DC power rail ( $<6 \mathrm{~V}$ ) with stringent off-state current targets and high load capacitances (up to $200 \mu \mathrm{~F}$ ). The FTL75939 consists of a slew-rate controlled low-impedance MOSFET switch ( $21 \mathrm{~m} \Omega$ typical at 4.5 V ) that has exceptionally low off-state current drain ( $<0.2 \mu \mathrm{~A}$ Typical) to facilitate compliance with standby power requirements. The slew-rate-controlled turn-on characteristic prevents inrush current and the resulting excessive voltage drop on power rails.

The low $\mathrm{I}_{\text {сст }}$ enables direct interface to lower-voltage chipsets without external translation, while maintaining low power consumption.

The device is packaged in advanced, fully green, $1.31 \mathrm{~mm} x$ 1.62 mm, Wafer-Level Chip-Scale Packaging (WLCSP) with backside laminate; providing excellent thermal conductivity, small footprint, and low electrical resistance for a wide application range.

## Related Resources

For additional information, please contact:
http://www.fairchildsemi.com/cf/\#Regional-Sales

## Ordering Information

| Part Number | Top <br> Mark | Operating <br> Temperature Range | Package | Packing Method |
| :---: | :---: | :---: | :---: | :---: |
| FTL75939UCX | UA | -40 to $+85^{\circ} \mathrm{C}$ | 12 -Ball WLCSP (with backside laminate), <br> $3 \times 4$ Array, 0.4 mm Pitch, $250 \mu \mathrm{~m}$ Ball, <br> Nominal: $1.31 \mathrm{~mm} \times 1.62 \mathrm{~mm}$ | 3000 Units on <br> Tape and Reel |

## Application Diagram



Figure 1. Typical Application with Stand Alone Switching Charger IC


Figure 2. Typical Application PMIC with Integrated Charger

Functional Block Diagram


Figure 3. Block Diagram

## Pin Configuration



Figure 4. Top View


Figure 5. Bottom View

## Pin Definitions

| Pin \# | Name | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Normal Operation | 0-Second Factory-Test Mode ${ }^{(1)}$ |
| A1, A2, A3 | $V_{\text {OUT }}$ | Switch Output | Switch Output |
| B1, B2, B3 | $V_{\text {BAT }}$ | Supply Input | Supply Input |
| C1 | GND | Ground | Ground |
| C2 | DSR | Delay selection input; connected to GPIO with 100 K pull-up or to $\mathrm{V}_{\text {BAT }}$ directly without pull-up resistor | Logic LOW |
| C3 | /SR0 | Power-on or reset input; active LOW. | Logic LOW |
| D1 | DELAY_ADJ | Reset delay adjustment; MUST tie to $\mathrm{V}_{\text {BAT }}$ directly if not used. To adjust the reset delay, a resistor ( $\mathrm{R}_{\mathrm{ADJ}}$ ) is connected between this pin and ground | Connected to $\mathrm{V}_{\text {bat }}$ or GND |
| D2 | OFF | Load switch disable; Rising Edge Triggered; changes load switch from ON state to OFF state. | Don't Care |
| D3 | SYS_WAKE | System wake-up input; changes load switch from OFF state to ON state | Don't Care |

## Note:

1. 0-Second Factory Test Mode is for tvon and teHL1 only.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameters | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BAT }}$ | $V_{\text {BAT }}$ to GND |  | -0.3 | 6.5 | V |
| $\mathrm{V}_{\text {OUt }}$ | Vout to GND |  |  |  |  |
| Isw | Maximum Continuous Switch Current | 2S2P JEDEC std. PCB |  | 3.8 | A |
|  |  | 2S2P + Thermal VIA JEDEC std. PCB |  | 4.5 |  |
| PD | Power Dissipation | lout=4.5 A, Ron $=20 \mathrm{~m} \Omega$ (max) |  | 0.41 | W |
| $\mathrm{V}_{\mathrm{IN}}$ | DC Input Voltage | /SR0, DSR, OFF, DELAY_ADJ | -0.5 | 6.5 | V |
|  |  | SYS_WAKE ${ }^{(2)}$ |  | $\mathrm{V}_{\text {BAT }}+0.3$ |  |
| $\mathrm{I}_{\text {IK }}$ | DC Input Diode Current | $\mathrm{V}_{\text {BAT }}<0 \mathrm{~V}$ |  | -50 | mA |
| $I_{\text {cc }}$ | DC V $\mathrm{CC}^{\text {or Ground Current per Supply Pin }}$ |  |  | $\pm 100$ | mA |
| TSTG | Storage Temperature Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| TJ | Junction Temperature Under Bias |  |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| TL | Junction Lead Temperature, Soldering 10 Seconds |  |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| $\Theta_{J A}$ | Thermal Resistance, Junction-to-Ambient | 2S2P JEDEC std. PCB |  | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 2S2P + Thermal VIA JEDEC std. PCB |  | 48 |  |
| $\Theta_{\text {Jc }}$ | Thermal Resistance, Junction-to-Case ${ }^{(3)}$ |  |  | 10.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD | Human Body Model, JEDEC: JESD22-A114 | All Pins |  | 8 | kV |
|  | Human Body Model, Pin to Pin ${ }^{(4)}$ | $\mathrm{V}_{\text {BAT }}$, V ${ }_{\text {OUt }}$ |  | 10 |  |
|  | IEC 61000-2-4, Level 4, for SYS_WAKE ${ }^{(5)}$ | Air |  | 15 |  |
|  |  | Contact |  | 8 |  |
|  | Charged Device Model, JESD22-C101 |  |  | 2 |  |

## Notes:

2. SYS_WAKE operates up to 28 V if an external resistor is attached. A value of $100 \mathrm{k} \Omega$ is typically recommended.
3. Uniform temperature at bottom solder.
4. Test conditions: $\mathrm{V}_{\text {BAT }}$ vs. GND and $\mathrm{V}_{\text {OUt }}$ vs. GND.
5. A $100 \mathrm{k} \Omega$ resistor is required between SYS_WAKE and USB Charger In.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameters | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {BAT }}$ | Input Voltage ${ }^{(6)}$ | $\mathrm{V}_{\text {BAT }}$ | 1.2 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IN}}$ |  | /SR0, DSR, OFF | 0 |  |  |
|  |  | SYS_WAKE | 0 | $\mathrm{V}_{\text {BAT }}$ |  |
| V out | Output Voltage |  | 0 | 5.5 | V |
| $\mathrm{t}_{\text {RFC }}$ | $\mathrm{V}_{\text {bat }}$ Recovery Time After Power Down | $\mathrm{V}_{\text {BAT }}=0 \mathrm{~V}$ After Power Down, Rising to 0.5 V | 5 |  | ms |
| $\mathrm{T}_{\mathrm{A}}$ | Free-Air Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## Note:

6. $\mathrm{V}_{\mathrm{BAT}}$ should never be allowed to float while input pins are driven.

Electrical Characteristics
Unless otherwise noted, $\mathrm{V}_{\mathrm{BAT}}=1.2$ to 5.5 V and $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; typical values are at $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameters | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic Operation |  |  |  |  |  |  |
| loff | Off Supply Current | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$, V $\mathrm{V}_{\text {out }}=$ Open, Load Switch=OFF |  |  | 5.5 | $\mu \mathrm{A}$ |
| ISD | Shutdown Current | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$, V $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$, Load Switch=OFF |  | 0.2 | 5.5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {BAT }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{GND}$, Load Switch=OFF |  | 0.1 | 4.5 |  |
| $\mathrm{R}_{\text {ON }}$ | On Resistance | $\mathrm{V}_{\text {BAT }}=5.5 \mathrm{~V}$, lout $=1 \mathrm{~A}^{(7)}$ |  | 20 | 24 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {BAT }}=4.5 \mathrm{~V}$, lout $=1 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}{ }^{(7)}$ |  | 21 | 25 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=3.3 \mathrm{~V}$, $\mathrm{l}_{\text {OUT }}=500 \mathrm{~mA}^{(7)}$ |  | 24 | 29 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=2.5 \mathrm{~V}$, I Iout $=500 \mathrm{~mA}^{(7)}$ |  | 28 | 35 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=1.8 \mathrm{~V}$, lout $=250 \mathrm{~mA}^{(7)}$ |  | 37 | 45 |  |
|  |  | $\mathrm{V}_{\text {BAT }}=1.2 \mathrm{~V}, \mathrm{l}_{\text {OUT }}=250 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{(7)}$ |  | 75 | 100 |  |
| $\mathrm{R}_{\text {PD }}$ | Output Discharge R ${ }_{\text {Pull down }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{OFF}, \mathrm{I}_{\text {FORCE }}=20 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 65 | 85 | $\Omega$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage ${ }^{(8)}$ | $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{BAT}} \leq 5.5 \mathrm{~V}$ | 1.2 |  |  | V |
|  |  | $1.2 \mathrm{~V} \leq \mathrm{V}_{\text {BAT }} \leq 1.8 \mathrm{~V}$ | 1.0 |  |  | V |
| VIL | Input Low Voltage ${ }^{(8)}$ |  |  |  | 0.45 | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input Leakage Current ${ }^{(8)}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {BAT }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.5$ | $\mu \mathrm{A}$ |
| $I_{\text {cce }}$ | Quiescent Current | /SR0=5.5 V, DSR=5.5 V, <br> SYS_WAKE=5.5 V, OFF =GND, lout=0 mA, $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}$, Load Switch=ON |  | 5 | 7 | $\mu \mathrm{A}$ |
|  |  | /SR0=3.8 V, DSR=3.8 V, SYS_WAKE=3.8 V, OFF=GND, lout=0 mA, $\mathrm{V}_{\mathrm{BAT}}=3.8 \mathrm{~V}$, Load Switch=ON |  | 4 | 5.5 |  |
| $\mathrm{I}_{\text {CCT }}$ |  | /SR0=1.2 V or DSR=1.2 V or OFF=1.2 V, SYS_Wake=1.2 V, V ${ }_{\text {BAT }}=5.5 \mathrm{~V}$, Load Switch=ON |  | 7 | 12 | $\mu \mathrm{A}$ |
| Icc | Dynamic Supply Current | $\begin{aligned} & \text { /SRO=GND, DSR=5.5 V, V }{ }^{\text {BAT }}=5.5 \mathrm{~V} \text {, Load } \\ & \text { Switch=ON } \end{aligned}$ |  |  | 60 | $\mu \mathrm{A}$ |

## Notes:

7. This parameter is guaranteed by design and characterization; $\mathrm{R}_{\mathrm{ON}}$ is tested with different voltage and current conditions in production.
8. Input pins are /SRO, OFF, DSR, and SYS_WAKE. Input pins should not be floated when $\mathrm{V}_{\mathrm{BAT}}$ is connected to the power supply.

## AC Electrical Characteristics

Unless otherwise noted, $\mathrm{V}_{\mathrm{BAT}}=1.2$ to 5.5 V and $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; typical values are at $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-On and Reset Timing |  |  |  |  |  |  |
| tvon | Turn-On Time for Vout | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{DSR}=\mathrm{HIGH}, \\ & \text { Figure } 30 \end{aligned}$ | 1.8 | 2.3 | 2.8 | S |
| $t_{\text {PHL1 }}$ | Timer Delay before Reset | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{DSR}=\mathrm{HIGH},$ Figure 31 | 6.0 | 7.5 | 9.0 | S |
| $t_{\text {REC } 1}$ | Reset Timeout Delay of $\mathrm{V}_{\text {OUT }}$ | $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$, Figure 31 | 320 | 400 | 480 | ms |
| Load Switch Turn-On Timing |  |  |  |  |  |  |
| toon | Turn-On Delay ${ }^{(9)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, Figure } 29 \end{aligned}$ |  | 1.7 |  | ms |
| $t_{R}$ | $V_{\text {Out }}$ Rise Time ${ }^{(9)}$ |  |  | 2.7 |  | ms |
| ton | Turn-On Time ${ }^{(9)}$, SYS_WAKE to $\mathrm{V}_{\text {OUT }}$ |  |  | 4.4 |  | ms |
| Load Switch Turn-Off with Delay |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SD }}$ | Delay to Turn Off Load Switch | $V_{B A T}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F} \text {, }$$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, DSR=HIGH, Figure } 28$ | 5.8 | 7.3 | 8.8 | s |
| $\mathrm{t}_{\mathrm{F}}$ | Vout Fall Time ${ }^{(9)}$ |  |  | 10.0 |  | ms |
| toff | Turn-Off ${ }^{(10,11)}$ |  |  | 7.3 |  | s |
| Load Switch Zero-Second Turn-Off |  |  |  |  |  |  |
| tsD | Delay to Turn Off Load Switch | $V_{B A T}=4.5 \mathrm{~V}, R_{L}=150 \Omega, C_{L}=100 \mu \mathrm{~F}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{DSR}=\mathrm{LOW}$, Figure 28 |  | 0.6 |  | ms |
| $\mathrm{t}_{\mathrm{F}}$ | $V_{\text {Out }}$ Fall Time ${ }^{(9)}$ |  |  | 10.0 |  | ms |
| toff | Turn-Off ${ }^{(10,11)}$ |  |  | 10.6 |  | ms |

## Notes:

9. $t_{O N}=t_{R}+t_{\text {DON }}$.
10. $\mathrm{t}_{\mathrm{OFF}}=\mathrm{t}_{\mathrm{F}}+\mathrm{t}_{\mathrm{SD}}$.
11. Output discharge enabled during off-state.

## Zero-Second Factory Test Mode

Unless otherwise noted, $\mathrm{V}_{\mathrm{BAT}}=1.2$ to 5.5 V and $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; typical values are at $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. |
| :---: | :--- | :--- | :---: | :---: | :---: | Unit $\mid$

## Typical Characteristics



Figure 6. Shutdown Current vs. Temperature


Figure 8. Off Supply Current vs. Temperature (Vout=0 V)


Figure 10. Quiescent Current vs. Temperature



Figure 7. Shutdown Current vs. Supply Voltage


Figure 9. Off Supply Current vs. Supply Voltage (Vout=0 V)


Figure 11. Quiescent Current vs. Supply Voltage


Figure 12. Quiescent Current vs. On Voltage (Vat=4.5 V) Figure 13. Quiescent Current vs. On Voltage (Vat=5.5 V)

Typical Characteristics


Figure 14. Output Discharge Resistor RPD vs. Temperature


Figure 16. Ron vs. Temperature


Figure 18. $t_{\mathbf{R}} / \mathrm{t}_{\mathbf{F}}$ vs. Temperature


Figure 20. $t_{\mathrm{R}} / \mathrm{t}_{\text {DoN }}$ vs. Temperature


Figure 15. Output Discharge Resistor RPD vs. Supply Voltage


Figure 17. Ron vs. Supply Voltage


Figure 19. Isw vs. (Vibat-V ${ }_{\text {out }}$ ) - SOA


Figure 21. $t_{R}$ vs. Supply Voltage

## Typical Characteristics



Figure 22. $t_{R}$ vs. Supply Voltage


Figure 24. Turn-On Response ( $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, $C_{L}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ )


Figure 26. Fall Time as a Function of External Resistive Load ( $C_{L}=1 \mu \mathrm{~F}, 10 \mu \mathrm{~F}$, and $100 \mu \mathrm{~F}$ )


Figure 23. Turn-Off Response ( $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathbb{I N}}=10 \mu \mathrm{~F}$, $\mathrm{C}_{\mathrm{L}}=100 \mu \mathrm{~F}$, without External $\mathrm{R}_{\mathrm{L}}$ )


Figure 25. Turn-On Response ( $\mathrm{V}_{\mathrm{BAT}}=4.5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, $\left.C_{L}=100 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=5 \Omega\right)$


Figure 27. Fall Time as a Function of External Capacitive Load ( $R_{L}=5 \Omega, 50 \Omega$, and $500 \Omega$ )

## Application Information

## Reset Timer and Advanced Load Management

The FTL75939 is both a reset IC and an advanced load management device. A typical application is shown in Figure 1.

## Disconnect PMIC from Battery (Turn Off)

After holding the DSR pin HIGH, changing the OFF pin from LOW to HIGH (rising edge triggered) and holding it HIGH for at least 1 ms ; the FTL75939 triggers an internal counter to allow a factory-customized 7.3 s delay before turning off internal load switch. The delay is intended to allow the PMIC to complete a power-down sequence before safely disconnecting from the power supply. However, the turn-off sequence is terminated if a higher priority input is detected in tso period (see Resolving Input Conflicts).

Alternatively, after holding the DSR pin LOW, changing the OFF pin from LOW to HIGH (rising edge triggered) and holding it HIGH for at least 1 ms ; the FTL75939 triggers the zero-second turn-off. Delay tsd is significantly reduced to 0.6 ms to avoid the default delay to turn-off load switch (tsD).

With its stringent shutdown current flow, the FTL75939 significantly reduces the current drain on a battery when the PMIC is turned off. This preserves the battery power for a longer period when a mobile device is in Shutdown Mode.

## Power On

There are two methods to turn on the load switch to wake up the PMIC. When a HIGH is inserted to the SYS_WAKE pin or when /SR0 is held LOW for $>2.3 \mathrm{~s}$ (see Figure 30); the FTL75939 turns on its load switch to allow PMIC to connect to the battery. The reset feature is disabled when Vout is toggled from OFF to ON. Continuously holding /SRO LOW does not trigger a reset event.

To enable the reset feature, /SR0 must return to HIGH such that FTL75939 resets its internal counter.

## Reset Timer

During normal operation of a mobile device, if a reset operation is needed for mobile equipmen;, holding the power switch, to which /SR0 is connected and is forced LOW, for at least 7.5 s , causes the FTL75939 to cut off the supply power to PMIC for 400 ms by turning off the load switch. The FTL75939 then automatically turns on the load switch to reconnect the PMIC to battery. This forces PMIC to enter a power-on sequence.
If the power switch is released and /SR0 is returned to HIGH within 7.5 s , the FTL75939 resets its counter and Vout remains in ON state; there is no change on $V_{\text {out }}$ and a reset does not occur.

## Power-On Reset

When FTL75939 is connected to a battery ( $\mathrm{V}_{\mathrm{BAT}} \geq 1.2 \mathrm{~V}$ ), the part enters Power-On Reset (POR) Mode. All internal registers are reset and $\mathrm{V}_{\text {OUt }}$ is ON at the end of POR sequence (see 0).

## Zero-Second Factory Test Mode

FTL75939 includes a Zero-Second Factory Test Mode to shorten the turn-on time for $\mathrm{V}_{\text {OUt }}$ (tvon) and timer delay before reset ( $\mathrm{t}_{\mathrm{PL}} \mathrm{L}_{1}$ ) for factory testing.

When $\mathrm{V}_{\text {out }}$ is OFF, the default turn-on time (tvon) is 2.3 s . If the DSR pin is LOW prior to /SR0 going LOW, the FTL75939 bypasses the 2.3 s delay and $V_{\text {out }}$ changes from OFF to ON immediately.
Similiarly, default reset delay ( tPHL ) is 7.5 s . If $\mathrm{V}_{\text {OUT }}$ is ON and the DSR pin is LOW prior to /SR0 going LOW, the FTL75939 enters Zero-Second Factory Test Mode and bypasses the default reset delay of 7.5 s ; Vout is pulled from ON to OFF immediately. The reset pulse ( $\mathrm{t}_{\mathrm{REC} 1}$ ) remains at 400 ms in Zero-Second Factory Test Mode.
DSR should never be left floating during normal operation.

Table 1. $\mathrm{V}_{\text {OUt }}$ and Input Conditions

| Function | Initial Conditions (t=0 Second) |  |  |  | Associated Delay | $\mathrm{V}_{\text {OUT }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | /SR0 | SYS_WAKE | OFF | DSR |  | Before | After |
| Power-On | LOW | $\mathrm{X}^{(12)}$ | X | LOW | tvon < 4 ms | OFF | ON |
|  | LOW | X | X | HIGH | tvon $=2.3 \mathrm{~s}$ | OFF | ON |
|  | HIGH | HIGH | X | X | $\mathrm{t}_{\mathrm{ON}}=4.4 \mathrm{~ms}$ | OFF | ON |
| Reset Function | LOW | X | X | LOW | $\begin{gathered} \mathrm{t}_{\mathrm{PHL} 1}<1 \mathrm{~ms} \\ \mathrm{t}_{\mathrm{REC} 1}=400 \mathrm{~ms} \end{gathered}$ | ON |  |
|  | LOW | X | X | HIGH | $\begin{aligned} & \mathrm{t}_{\mathrm{PHL} 1}=7.5 \mathrm{~s}^{(13)} \\ & \mathrm{t}_{\mathrm{REC} 1}=400 \mathrm{~ms} \end{aligned}$ | ON |  |
| Turn Off | HIGH | LOW | $\int_{(12)}$ | LOW | $\mathrm{tsD}^{\text {< }}$ < 1 ms | ON | OFF |
|  | HIGH | LOW | $5$ | HIGH | $\mathrm{tsD}^{\text {c }}$ 7.3 s | ON | OFF |

## Notes:

12. $X=$ Don't Care, $\zeta=$ Rising Edge, $\square=$ HIGH to LOW to HIGH.
13. Reset delay ( $\mathrm{t}_{\mathrm{PHL}}$ ) is adjustable (seeTable 4).

Table 2. Pin Condition after POR

| Pin Name | /SR0 | DSR | SYS_WAKE | OFF | VOUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Default State (after POR) | 1 | 1 | 0 | 0 | ON |

## Note:

14. $1=$ Input Logic HIGH, $0=$ Input Logic LOW, ON=load switch is ON state.

Timing Diagrams


Figure 28. Timing Diagram (OFF vs. Vout)


Figure 30. Power On with /SRO

## Resolving Input Conflicts

The FTL75939 allows multiple simultaneous inputs and can resolve conflicts based on priority level (see Table 3). When two input pins are triggered at the same time, only the higher priority input is served and the lower priority input is ignored. The lower-priority signal must be repeated to be serviced.
Table 3. Input Priority

| Input | Priority (1=Highest) |
| :---: | :---: |
| /SR0 | 1 |
| SYS_WAKE | 2 |
| OFF | 3 |



Figure 29. Timing Diagram (SYS_WAKE vs. Vout)


Figure 31. Reset Timing

## Special Note on OFF Pin

In the tsd period (DSR=HIGH only, see Figure 28); if /SR0 or SYS_WAKE is triggered when $0<\mathrm{t}<\mathrm{tsd}$, the FTL75939 exits the turn-off sequence and $\mathrm{V}_{\text {Out }}$ remains in ON state. The higher priority input is served regardless of the condition of OFF pin.
To re-initiate the turn-off sequence, the OFF pins must return to LOW, then toggle from LOW to HIGH again. The same input priority applies (Table 3) if DSR $=\mathrm{HIGH}$.

## Special Note on SYS_WAKE Pin

The SYS_WAKE pin is designed and characterized to handle high voltage input: at least 20 V . Therefore, in application, a current-limiting resistor (i.e $100 \mathrm{k} \Omega$ ) is required between SYS_WAKE and the input signal regardless of input voltage.

## Adjustable Reset Delay with an External Resistor and DSR

The reset delay is adjustable by connecting a commonly available, low-power, $\pm 5 \%$, RoHS-compliant resistor between the DELAY_ADJ pin and the GND pin (see Table 4). To disable the adjustable delay feature, DELAY_ADJ should be tied to $\mathrm{V}_{\mathrm{BAT}}$ directly.
The reset delay is factory programmed at 7.5 s .
The additional power consumption caused by using an external resistor is negligible. The external resistor is normally disconnected and is enabled for milliseconds when /SR0 is pulled LOW.

This external adjustment feature provides a simple alternate method for controlling delay time for engineering and production at customer's location.

Fairchild can also factory program a wide range of turn-on times for $\mathrm{V}_{\text {OUt }}$ (tvon), timer delay before reset ( $\mathrm{t}_{\text {PLL }}$ ), reset timeout delay for $\mathrm{V}_{\text {OUt }}\left(\mathrm{t}_{\text {REC } 1}\right)$, and load switch turn-off time (toff) to match customer applications. In this case, the external resistor ( $\mathrm{R}_{\mathrm{ADJ}}$ ) can be eliminated.

For more details, contact an authorized sales representative: http://www.fairchildsemi.com/ct/\#Regional-Sales.

Table 4. Delay Adjustment vs. External Resistor

| External Resistor $\mathrm{R}_{\mathrm{ADJ}}(\mathrm{k} \Omega)$ | Delay Multiplier | Adjusted Reset Delay tphLi_ADJ, (Seconds) $\pm 20 \%$ |
| :---: | :---: | :---: |
| Tie to GND (No Resistor) | $0.50 \times \mathrm{tPHL} 1$ | 3.8 |
| 3.9 | $0.75 \times \mathrm{tPHL} 1$ | 5.6 |
| 10 | $1.25 \times$ tPHL1 | 9.4 |
| 22 | $1.50 \times \mathrm{tPHL} 1$ | 11.3 |
| 47 | $1.75 \times \mathrm{tPHL} 1$ | 13.1 |
| 120 | $2.00 \times$ tPHL1 | 15.0 |
| Tie to $\mathrm{V}_{\text {BAT }}$ (No Resistor) | $1.00 \times \mathrm{tPHL} 1$ | 7.5 |

## IntelliMAX ${ }^{\text {TM }}$ Switch Inside the FTL75939

## Input Capacitor

The IntelliMAX ${ }^{\text {TM }}$ switch inside the reset timer doesn't require an input capacitor. To reduce device inrush current, a $0.1 \mu \mathrm{~F}$ ceramic capacitor, $\mathrm{C}_{\mathrm{IN}}$, is recommended close to the $\mathrm{V}_{\text {BAT }}$ pin. A higher value of $\mathrm{C}_{\text {IN }}$ can be used to reduce the voltage drop experienced as the switch is turned on into a large capacitive load.

## Output Capacitor

While the load switch works without an output capacitor; if parasitic board inductance forces Vout below GND when switching off, a $0.1 \mu \mathrm{~F}$ capacitor, Cout, should be placed between $\mathrm{V}_{\text {out }}$ and GND.

## Fall Time

Device output fall time can be calculated based on the RC constant of the external components, as follows:

$$
\begin{equation*}
t_{F}=R_{L} \times C_{L} \times 2.2 \tag{1}
\end{equation*}
$$

where $t_{F}$ is $90 \%$ to $10 \%$ fall time; $R_{L}$ is output load; and $C_{L}$ is output capacitor.

The same equation works for a device with a pull-down output resistor. $R_{L}$ is replaced by a parallel connected pull-down and an external output resistor combination, calculated as:

$$
\begin{equation*}
t_{F}=\frac{R_{L} \times R_{P D}}{R_{L}+R_{P D}} \times C_{L} \times 2.2 \tag{2}
\end{equation*}
$$

where $t_{F}$ is $90 \%$ to $10 \%$ fall time; $R_{L}$ is output load; $R_{P D}=65 \Omega$ is output pull-down resistor; and $C_{L}$ is the output capacitor.

## Resistive Output Load

If resistive output load is missing, the IntelliMAX switch without a pull-down output resistor does not discharge the output voltage. Output voltage drop depends, in that case, mainly on external device leaks.

## Application Specifics

At maximum operational voltage ( $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}$ ), device inrush current might be higher than expected. Spike current should be taken into account if $\mathrm{V}_{\mathrm{BAT}}>5 \mathrm{~V}$ and the output capacitor is much larger than the input capacitor. Input current $I_{\text {BAT }}$ can be calculated as:

$$
\begin{equation*}
I_{\text {BAT }}(t) \approx \frac{V_{\text {OUT }}(t)}{R_{\text {LOAD }}}+\left(C_{\text {LOAD }}-C_{N N}\right) \frac{d V_{\text {OUT }}(t)}{d t} \tag{3}
\end{equation*}
$$

where switch and wire resistances are neglected and capacitors are assumed ideal.

Estimating $\mathrm{V}_{\mathrm{OUT}}(\mathrm{t})=\mathrm{V}_{\mathrm{BAT}} / 10$ and using experimental formula for slew rate ( $\mathrm{dV} \mathrm{V}_{\text {Out }}(\mathrm{t}) / \mathrm{dt}$ ), spike current can be written as:

$$
\begin{equation*}
\max \left(I_{B A T}\right)=\frac{V_{\text {BAT }}}{10 R_{\text {LOAD }}}+\left(C_{\text {LOAD }}-C_{N}\right)\left(0.05 V_{B A T}-0.255\right) \tag{4}
\end{equation*}
$$

where supply voltage $\mathrm{V}_{\text {BAT }}$ is in volts; capacitances are in micro farads; and resistance is in ohms.

Example: If $\mathrm{V}_{\mathrm{BAT}}=5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=100 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, and $R_{\text {LOAD }}=50 \Omega$; calculate the spike current by:

$$
\max \left(I_{B A T}\right)=\frac{5.5}{10 \times 50}+(100-10)(0.05 \times 5.5-0.255) A=1.8 A
$$

Maximum spike current is 1.8 A , while average ramp-up current is:

$$
\begin{aligned}
& I_{B A T}(t) \approx \frac{V_{\text {OUT }}(t)}{R_{\text {LOAD }}}+\left(C_{\text {LOAD }}-C_{I N}\right) \frac{d V_{B A T}(t)}{d t} \\
& \approx 2.75 / 50+100 \times 0.0022=0.275 \mathrm{~A}
\end{aligned}
$$

## Output Discharge

The device contains a $R_{P D}=65 \Omega$ on-chip pull-down resistor for quick output discharge. The resistor is activated when the switch is turned off.

## Recommended Layout

For best thermal performance and minimal inductance and parasitic effects, keeping the input and output traces short and capacitors as close to the device as possible is recommended. Additional recommended layout considerations include:

- A1, A2, and A3 are interconnected at PCB, as close to the landing pad as possible.
- B1, B2, and B3 are interconnected at PCB, as close to the landing pad as possible.
- C1 (GND) is connected to GND plane of PCB.
- Reserve a pad for capacitor connection (C1) between $V_{B A T}$ and GND, if no input capacitor is planned.
- Reserve a pad for capacitor connection (C2) between $V_{\text {out }}$ and GND, if no output capacitor is planned.
- Use a dedicated $\mathrm{V}_{\text {Out }}$ or $\mathrm{V}_{\text {BAT }}$ plane to improve thermal dissipation.


Figure 32. Sample Layout

## Physical Dimensions



Figure 33. 12-Ball, Wafer-Level Chip-Scale Packaging (WLCSP) $3 x 4$ Array, 0.4 mm Pitch, $250 \mu \mathrm{~m}$ Ball

| $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| $1.615 \pm 0.030$ | $1.310 \pm 0.030$ | 0.255 | 0.208 |

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/UC/UC012AC.pdf.

For current packing container specifications, visit Fairchild Semiconductor's online packaging area:
http://www.fairchildsemi.com/packing dwg/PKG-UC012AC.pdf.

FAIRCHILD.

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| AccuPower ${ }^{\text {TM }}$ AX-CAP ${ }^{\text {® }}$ | F-PFS ${ }^{\text {TM }}$ FRFET | - | $\boldsymbol{5}_{\mathbf{S G S N E R A L}^{\text {G }}}$ |
| :---: | :---: | :---: | :---: |
| BitSiC ${ }^{\text {™ }}$ | Global Power Resource ${ }^{\text {SM }}$ | PowerTrench ${ }^{\text {® }}$ | Tiny Boost ${ }^{\text {® }}$ |
| Build it $\mathrm{Now}^{\text {TM }}$ | GreenBridge ${ }^{\text {TM }}$ | PowerXS ${ }^{\text {™ }}$ | TinyBuck |
| CorePLUS ${ }^{\text {™ }}$ | Green FPS ${ }^{\text {TM }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | TinyCalc ${ }^{\text {TM }}$ |
| CorePOWER ${ }^{\text {TM }}$ | Green $\mathrm{FPS}^{\text {TM }} \mathrm{e}$-Series ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TinyLogic ${ }^{\text {® }}$ |
| CROSSVOLT ${ }^{\text {TM }}$ | Gmax ${ }^{\text {™ }}$ | QS ${ }^{\text {TM }}$ | TINYOPTO ${ }^{\text {TM }}$ |
| CTL ${ }^{\text {TM }}$ | GTO ${ }^{\text {™ }}$ | Quiet Series ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | IntelliMAX ${ }^{\text {TM }}$ | RapidConfigure ${ }^{\text {TM }}$ | TinyPWM ${ }^{\text {TM }}$ |
| DEUXPEED ${ }^{\text {® }}$ | ISOPLANAR ${ }^{\text {TM }}$ | $)^{\text {TM }}$ | TinyWire ${ }^{\text {™ }}$ |
| Dual Cool ${ }^{\text {™ }}$ | Making Small Speakers Sound Louder | Saving our world 1 mW (1/kW at a time ${ }^{\text {TM }}$ | TranSiC ${ }^{\text {TM }}$ |
| EcoSPARK | and Better ${ }^{\text {TM }}$ | Saving our world, $1 \mathrm{~mW} / \mathrm{W} / \mathrm{kW}$ at a time ${ }^{\text {TM }}$ | TriFault Detect ${ }^{\text {TM }}$ |
| EfficientMax ${ }^{\text {TM }}$ | MegaBuck ${ }^{\text {TM }}$ | SignalWise ${ }^{\text {TM }}$ | TRUECURRENT ${ }^{\text {®* }}$ |
| ESBC ${ }^{\text {TM }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | SmartMax ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {TM }}$ |
| $5^{\text {® }}$ | MicroFET ${ }^{\text {M }}$ | SMART START ${ }^{\text {TM }}$ | M |
|  | MicroPak ${ }^{\text {TM }}$ | Solutions for Your Success ${ }^{\text {TM }}$ | SerDes* |
| Fairchild ${ }^{\text {® }}$ | MicroPak2 ${ }^{\text {TM }}$ | $\mathrm{SPM}^{\bullet}$ | UHC ${ }^{\text {® }}$ |
| Fairchild Semiconductor ${ }^{\text {® }}$ | MillerDrive ${ }^{\text {TM }}$ | STEALTH ${ }^{\text {TM }}$ | Ultra FRFET ${ }^{\text {M }}$ |
| FACT Quiet Series ${ }^{\text {TM }}$ FACT ${ }^{\text {© }}$ | MotionMax ${ }^{\text {TM }}$ | SuperFET ${ }^{\text {d }}$ | UniFET ${ }^{\text {TM }}$ |
| FAST ${ }^{\text {® }}$ | mWSaver | SuperSOT ${ }^{\text {TM }}$-6 6 | VCX ${ }^{\text {™ }}$ |
| FastvCore ${ }^{\text {TM }}$ | OptoHiT ${ }^{\text {OPM }}$ | SuperSOT ${ }^{\text {TM }}$-8 | VisualMax ${ }^{\text {TM }}$ |
| FETBench ${ }^{\text {™ }}$ | OPTOPLANAR ${ }^{\text {® }}$ | SupreMOS ${ }^{\text {® }}$ | VoltagePlus ${ }^{\text {TM }}$ |
| FPS ${ }^{\text {™ }}$ |  | SyncFET ${ }^{\text {m }}$ |  |
|  |  | Sync-Lock ${ }^{\text {TM }}$ | 仙童 ${ }^{\text {™ }}$ |

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.


## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WTHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WTHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

## As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, uww.fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change <br> in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A MIC2012YM-TR NCP45780IMN24RTWG AP22953CW12-7 MAX14919AUP+T MAX14919ATP+ KTS1697AEOAB-TR TCK207AN,LF BD2227G-LBTR TCK126BG,LF XC8111AAA010R-G MPQ5072GG-AEC1-P TCK128BG,LF XC8110AA018R-G XC8110AA010R-G XC8111AA018R-G MC33882PEP TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

