# onsemi

## Dual Supply, 2-Bit Voltage Translator / Buffer / Repeater / Isolator for I<sup>2</sup>C Applications

## **FXMA2102**

#### Description

The FXMA2102 is a high-performance configurable dual-voltage-supply translator for bi-directional voltage translation over a wide range of input and output voltages levels.

Intended for use as a voltage translator between I<sup>2</sup>C–Bus complaint masters and slaves.

The device is designed so that the A port tracks the V<sub>CCA</sub> level and the B port tracks the V<sub>CCB</sub> level. This allows for bi–directional A/B port voltage translation between any two levels from 1.65 V to 5.5 V. V<sub>CCA</sub> can equal V<sub>CCB</sub> from 1.65 V to 5.5 V. The OE pin is referenced to V<sub>CCA</sub>.

Either  $V_{CC}$  can be powered-up first. Internal power-down control circuits place the device in 3-state if either VCC is removed.

The two ports of the device have automatic direction sense capability. Either port may sense an input signal and transfer it as an output signal to the other port.

#### Features

- Bi-Directional Interface between Any Two Levels: 1.65 V to 5.5 V
- Direction Control not Needed
- System GPIO Resources Not Required when OE Tied to V<sub>CCA</sub>
- I<sup>2</sup>C 400 pF Buffer / Repeater
- I<sup>2</sup>C Bus Isolation
- A/B Port  $V_{OL}$  = 175 mV (Typical),  $V_{IL}$  = 150 mV,  $I_{OL}$  = 6 mA
- Open-Drain Inputs / Outputs
- Accommodates Standard–Mode and Fast–Mode I<sup>2</sup>C–Bus Devices
- Supports I<sup>2</sup>C Clock Stretching & Multi-Master
- Fully Configurable: Inputs and Outputs Track V<sub>CC</sub>
- Control Input (OE) Referenced to V<sub>CCA</sub>.
- Non-Preferential Power-Up; Either V<sub>CC</sub> May Be Powered-Up First
- Outputs Switch to 3-State if Either V<sub>CC</sub> is at GND
- Tolerant Output Enable: 5 V
- Packaged in 8–Terminal Leadless MicroPak<sup>™</sup> (1.6 mm x 1.6 mm) and Ultrathin MLP (1.2 mm x 1.4 mm)
- ESD Protection Exceeds:
  - 8 kV HBM ESD (per JESD22–A114)
  - 2 kV CDM (per JESD22– C101)



UQFN8, 1.4x1.2, 0.4P CASE 523AS



UQFN8 1.6X1.6, 0.5P CASE 523AY

## MARKING DIAGRAM



- XN = Device Code
- &K = 2-Digits Lot Run Traceability Code
- &2 = 2-Digit Date Code
- &Z = Assembly Plant Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 13 of this data sheet.

**BLOCK DIAGRAM** 




Figure 1. Block Diagram, 1 of 2 Channels

## **PIN CONFIGURATION**




Figure 2. MicroPak (Top-Through View)




Figure 3. UMLP (Top-Through View)

## PIN DEFINITIONS

Pin No.	Name	Description
1	V <sub>CCA</sub>	A-Side Power Supply
2, 3	A <sub>0</sub> , A <sub>1</sub>	A-Side Inputs or 3-State Outputs
4	GND	Ground
5	OE	Output Enable Input (Referenced to V <sub>CCA</sub> )
6, 7	B <sub>1</sub> , B <sub>0</sub>	B-Side Inputs or 3-State Outputs
8	V <sub>CCB</sub>	B-Side Power Supply

## TRUTH TABLE

Control	
OE	Outputs
LOW Logic Level	3-State
HIGH Logic Level	Normal Operation

1. If the OE pin is driven LOW, the FXMA2102 is disabled and the A<sub>0</sub>, A<sub>1</sub>, B<sub>0</sub>, and B<sub>1</sub> pins (including dynamic drivers) are forced into 3-state.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	P	arameter	Min	Мах	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	Supply Voltage		-0.5	7.0	V
V <sub>IN</sub>	DC Input Voltage	A Port	-0.5	7.0	
		B Port	-0.5	7.0	
		Control Input (OE)	-0.5	7.0	
Vo	Output Voltage (Note 2)	A <sub>n</sub> Outputs 3-State	-0.5	7.0	V
		B <sub>n</sub> Outputs 3-State	-0.5	7.0	
		A <sub>n</sub> Outputs Active	-0.5	V <sub>CCA</sub> + 0.5 V	
		B <sub>n</sub> Outputs Active	-0.5	V <sub>CCB</sub> + 0.5 V	
۱ <sub>IK</sub>	DC Input Diode Current	At V <sub>IN</sub> < 0 V	-	-50	mA
I <sub>ОК</sub>	DC Output Diode Current	At $V_0 < 0 V$	-	-50	mA
		At $V_O > V_{CC}$	-	+50	
I <sub>OH</sub> / I <sub>OL</sub>	DC Output Source/Sink Current	·	-50	+50	mA
Icc	DC $V_{CC}$ or Ground Current per Sup	oly Pin	-	±100	mA
PD	Power Dissipation	At 400 KHz	-	0.129	mW
T <sub>STG</sub>	Storage Temperature Range	·	-65	+150	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114	-	8	kV
		Charged Device Mode, JESD22-C101	-	2	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. I<sub>O</sub> absolute maximum rating must be observed.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Pa	Min	Max	Unit	
V <sub>CCA</sub> , V <sub>CCB</sub>	Power Supply Operating		1.65	5.50	V
V <sub>IN</sub>	Input Voltage	A Port	0	5.5	V
		B Port	0	5.5	
		Control Input (OE)	0	V <sub>CCA</sub>	
$\Theta_{JA}$	Thermal Resistance	8-Lead MicroPak	-	279.0	°C/W
		8-Lead Ultrathin MLP	-	301.5	
T <sub>A</sub>	Free Air Operating Temperature		-40	+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. All unused inputs and I/O pins must be held at  $V_{CCI}$  or GND

## FUNCTIONAL DESCRIPTION


## Power-Up/Power-Down Sequencing

FXM translators offer an advantage in that either  $V_{CC}$  may be powered up first. This benefit derives from the chip design. When either  $V_{CC}$  is at 0 V, outputs are in a high-impedance state. The control input (OE) is designed to track the  $V_{CCA}$  supply. A pull-down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up/ power-down. The size of the pull-down resistor is based upon the current-sinking capability of the device driving the OE pin.

- The recommended power-up sequence is:
  - 1. Apply power to the first  $V_{CC}$ .
  - 2. Apply power to the second  $V_{CC}$ .
  - 3. Drive the OE input HIGH to enable the device.
- The recommended power-down sequence is:
  - 1. Drive OE input LOW to disable the device.
  - 2. Remove power from either  $V_{CC}$ .
  - 3. Remove power from other  $V_{CC}$ .

## NOTE:

4. Alternatively, the OE pin can be hardwired to  $V_{CCA}$  to save GPIO pins. If OE is hardwired to  $V_{CCA}$ , either  $V_{CC}$  can be powered up or down first.



## APPLICATION CIRCUIT

Figure 4. Application Circuit

#### **APPLICATION NOTES**

The FXMA2102 has open-drain I/Os and requires external pull-up resistors on the four data I/O pins, as shown in Figure 4. If a pair of data I/O pins  $(A_n/B_n)$  is not used, both pins should be tied to GND (or both to V<sub>CC</sub>). In this case, pull-down or pull-up resistors are not required. The recommended values for the pull-up resistors (RPU) are  $1 k\Omega$  to  $10 k\Omega$ ; however, depending on the total bus capacitance, the user is free to vary the pull-up resistor value to meet the maximum  $I^2C$  edge rate per the  $I^2C$  specification (UM10204 rev. 03, June 19, 2007). For example, the maximum edge rate (30% - 70%) during fast mode (400 kbit/s) is 300 ns. If bus capacitance is approaching the maximum 400 pF, low er the RPU value to keep the rise time below 300 ns (Fast Mode). Section 7.1 of the  $I^2C$ specification provides an excellent guideline for pull-up resistor sizing.

#### **Theory of Operation**

The FXMA2102 is designed for high–performance level shifting and buffer / repeating in an  $I^2C$  application. Figure 1 shows that each bi–directional channel contains two series–Npassgates and two dynamic drivers. This hybrid architecture is highly beneficial in an  $I^2C$  application where auto–direction is a necessity.

For example, during the following three I<sup>2</sup>C protocol events:

- Clock Stretching
- Slave's ACK Bit (9<sup>th</sup> bit = 0) following a Master's Write Bit (8<sup>th</sup> bit = 0)
- Clock Synchronization and Multi Master Arbitration

The bus direction needs to change from master to slave to slave to master without the occurrence of an edge. If there is an  $I^2C$  translator between the master and slave in these examples, the  $I^2C$  translator must change direction when both A and B ports are LOW. The Npassgates can accomplish this task very efficiently because, when both A and B ports are LOW, the Npassgates act as a low resistive short between the two (A and B) ports.

Due to I<sup>2</sup>C's open-drain topology, I<sup>2</sup>C masters and slaves are not push/pull drivers. Logic LOWs are "pulled down" (Isink), while logic HIGHs are "let go" (3-state). For example, when the master lets go of SCL (SCL always comes from the master), the rise time of SCL is largely determined by the RC time constant, where  $R = R_{PU}$  and C =the bus capacitance. If the FXMA2102 is attached to the master [on the A port] in this example, and there is a slave on the B port, the Npassgates act as a low resistive short between both ports until either of the port's  $V_{CC}/2$ thresholds are reached. After the RC time constant has reached the  $V_{CC}/2$  threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the scope shot in Figure 5. Effectively, two

distinct slew rates appear in rise time. The first slew rate (slower) is the RC time constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.

If both the A and B ports of the translator are HIGH, a high–impedance path exists between the A and B ports because both the Npassgates are turned off. If a master or slave device decides to pull SCL or SDA LOW, that device's driver pulls dow n ( $I_{sink}$ ) SCL or SDA until the edge reaches the A or B port  $V_{CC}/2$  threshold. When either the A or B port threshold is reached, the port's edge detector triggers both dynamic drivers to drive their respective ports in the HIGH–to–LOW (HL) direction, accelerating the falling edge.




Figure 5. FXMA2102 Waveform C: 600 pF, R<sub>PU</sub>: 2.2 K

#### **Buffer / Repeater Performance**

The FXMA2102 dynamic drivers have enough current sourcing capability to drive a 400 pF capacitive bus. This is beneficial for instances when an  $I^2C$  buffer / repeater is required. The  $I^2C$  specification stipulates a maximum bus capacitance of 400 pF. If an  $I^2C$  segment exceeds 400 pF, an  $I^2C$  buffer / repeater is required to split the segment into two segments, each of which is less than 400 pF. Figure 5 is a scope shot of an FXMA2102 driving a lumped load of 600 pF. Notice the (30% - 70%) rise time is only 112 ns ( $R_{PU} = 2.2$  K). This is well below the maximum edge rate of 300 ns. Not only does the FXMA2102 drive 400 pF, but it also provides excellent headroom below the  $I^2C$  specification maximum edge rate of 300 ns.

#### V<sub>OL</sub> vs. I<sub>OL</sub>

The I<sup>2</sup>C specification mandates a maximum V<sub>IL</sub> (I<sub>OL</sub> of 3 mA) of V<sub>CC</sub>  $\cdot$  0.3 and a maximum V<sub>OL</sub> of 0.4 V. If there is a master on the A port of an I<sup>2</sup>C translator w ith a V<sub>CC</sub> of

1.65 V and a slave on the I<sup>2</sup>C translator B port w ith a V<sub>CC</sub> of 3.3 V, the maximum V<sub>IL</sub> of the master is  $(1.65 \text{ V} \times 0.3)$  495 mV. The slave could legally transmit a valid logic LOW of 0.4 V to the master.

If the I<sup>2</sup>C translator's channel resistance is too high, the voltage drop across the translator could present a  $V_{IL}$  to the master greater than 495 mV. To complicate matters, the I<sup>2</sup>C

specification states that 6 mA of  $I_{OL}$  is recommended for bus capacitances approaching 400 pF. More  $I_{OL}$  increases the voltage drop across the I<sup>2</sup>C translator. The I<sup>2</sup>C application benefits w hen I<sup>2</sup>C translators exhibit low V<sub>OL</sub> performance. Figure 6 depicts typical FXMA2102 V<sub>OL</sub> performance vs. the competition, given a 0.4 V V<sub>IL</sub>.




Figure 6. V<sub>OL</sub> vs. I<sub>OL</sub>

#### I<sup>2</sup>C-Bus Isolation

The FXMA2102 supports I<sup>2</sup>C–Bus isolation for the following conditions:

- Bus isolation if bus clear
- $\bullet\,$  Bus isolation if either  $V_{CC}$  goes to ground


#### Bus Clear

Because the I<sup>2</sup>C specification defines the minimum SCL frequency of DC, the SCL signal can be held LOW forever; however, this condition shuts down the I<sup>2</sup>C bus. The I<sup>2</sup>C specification refers to this condition as "Bus Clear". In Figure 7, if slave #2 holds down SCL forever, the master and slave #1 are not able to communicate, because the FXMA2102 passes the SCL stuck–LOW condition from

slave #2 to slave #1 as well as the master. However, if the OE pin is pulled LOW (disabled), both ports (A and B) are 3–stated. This results in the FXMA2102 isolating slave #2 from the master and slave #1, allowing full communication between the master and slave #1.

#### Either V<sub>CC</sub> to GND

If slave #2 is a camera that is suddenly removed from the I<sup>2</sup>C bus, resulting in V<sub>CCB</sub> transitioning from a valid V<sub>CC</sub> (1.65 V – 5.5 V) to 0 V, the FXMA2102 automatically forces SCL and SDA on both its A and B ports into 3–state. Once V<sub>CCB</sub> has reached 0 V, full I<sup>2</sup>C communication between the master and slave #1 remains undisturbed.



## DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = $-40^{\circ}C$ to $+85^{\circ}C$ )

Symbol	Parameter		Condition		V <sub>CCB</sub> (V)	Min	Max	Unit
V <sub>IHA</sub>	High Level Input Voltage A	Data Inp	outs A <sub>n</sub>	1.65 – 5.50	1.65 – 5.50	$V_{CCA} - 0.4$	-	V
		Control	Control Input OE		1.65 – 5.50	$0.7 \times V_{CCA}$	-	
V <sub>IHB</sub>	High Level Input Voltage B	Data Inp	outs B <sub>n</sub>	1.65 – 5.50	1.65 – 5.50	$V_{CCB} - 0.4$	-	V
V <sub>ILA</sub>	Low Level Input Voltage A	Data Inp	outs A <sub>n</sub>	1.65 – 5.50	1.65 – 5.50	_	0.4	V
		Control	Input OE	1.65 – 5.50	1.65 – 5.50	_	$0.3 \times V_{CCA}$	
V <sub>ILB</sub>	Low Level Input Voltage B	Data Inp	outs B <sub>n</sub>	1.65 – 5.50	1.65 – 5.50	_	0.4	V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>IL</sub> = 0.1	15 V	1.65–5.50	1.65–5.50	-	0.4	V
		l <sub>OL</sub> = 6 I	nA					
١L	Input Leakage Current	Control	Control Input OE, V <sub>IN</sub> = V <sub>CCA</sub> or GND		1.65 – 5.50	-	±1.0	μA
I <sub>OFF</sub>	Power Off Leakage	A <sub>n</sub>	$V_{IN}$ or $V_O = 0$ V to 5.5 V	0	5.50	_	±2.0	μA
	Current	B <sub>n</sub>	$V_{IN}$ or $V_{O}$ = 0 V to 5.5 V	5.50	0	-	±2.0	
I <sub>OZ</sub>	3-State Output Leakage	A <sub>n</sub> , B <sub>n</sub>	$V_{O}$ = 0 V to 5.5 V, OE = $V_{IL}$	5.50	5.50	-	±2.0	μΑ
	(Note 6)	A <sub>n</sub>	V <sub>O</sub> = 0 V to 5.5 V, OE = Don't Care	5.50	0	-	±2.0	
		B <sub>n</sub>	V <sub>O</sub> = 0 V to 5.5 V, OE = Don't Care	0	5.50	-	±2.0	
I <sub>CCA</sub> /B	Quiescent Supply Current (Note 7, 8)	$V_{IN} = V_0$	<sub>CCI</sub> or GND, I <sub>O</sub> = 0	1.65 – 5.50	1.65 – 5.50	-	5.0	μA
I <sub>CCZ</sub>	Quiescent Supply Current (Note 7)	V <sub>IN</sub> = V <sub>0</sub>	$V_{IN} = V_{CCI}$ or GND, $I_O = 0$ , $OE = V_{IL}$		1.65 – 5.50	-	5.0	μA
I <sub>CCA</sub>	Quiescent Supply	$V_{IN} = 5.5 \text{ V or GND}, I_O = 0,$		0	1.65 – 5.50	_	-2.0	μA
	Current (Note 6)	OE = De	on't Care, B <sub>n</sub> to A <sub>n</sub>	1.65 – 5.50	0	-	2.0	
I <sub>CCB</sub>	Quiescent Supply	V <sub>IN</sub> = 5.	5 V or GND, I <sub>O</sub> = 0,	1.65 – 5.50	0	-	-2.0	μA
	Current (Note 6)	OE = De	E = Don't Care, A <sub>n</sub> to B <sub>n</sub>		1.65 – 5.50	_	2.0	

5. This table contains the output voltage for static conditions. Dynamic drive specifications are given in Dynamic Output Electrical Characteristics.

6. "Don't Care" indicates any valid logic level. 7.  $V_{CCI}$  is the  $V_{CC}$  associated with the input side. 8. Reflects current per supply,  $V_{CCA}$  or  $V_{CCB}$ .

## DYNAMIC OUTPUT ELECTRICAL CHARACTERISTICS

			V <sub>CCO</sub> (N	lote 10)		
		4.5 to 5.5 V	3.0 to 3.6 V	2.3 to 2.7 V	1.65 to 1.95 V	
Symbol	Parameter	Тур	Тур	Тур	Тур	Unit
t <sub>rise</sub>	Output Rise Time; A Port, B Port (Note 11)	3	4	5	7	ns
t <sub>fall</sub>	Output Fall Time; A Port, B Port (Note 12)	1	1	1	1	ns

**OUTPUT RISE** / **FALL TIME** (Output load:  $C_L$  = 50 pF,  $R_{PU}$  = 2.2 k $\Omega$ , push / pull driver, and  $T_A$  = -40°C to +85°C.)

9. Output rise and fall times guaranteed by design simulation and characterization; not production tested.

10.  $V_{CCO}$  is the  $V_{CC}$  associated with the output side. 11. See Figure 12.

12. See Figure 13.

## DYNAMIC OUTPUT ELECTRICAL CHARACTERISTICS

**MAXIMUM DATA RATE** (Note 13) (Output load:  $C_L$  = 50 pF,  $R_{PU}$  = 2.2 k $\Omega$ , push / pull driver, and  $T_A$  = -40°C to +85°C.)

			Vo	СВ		
		4.5 to 5.5 V	3.0 to 3.6 V	2.3 to 2.7 V	1.65 to 1.95 V	
V <sub>CCA</sub>	Direction	Min	Min	Min	Min	Unit
4.5 V to 5.5 V	A to B	37	26	19	10	MHz
	B to A	37	36	35	32	1
3.0 V to 3.6 V	A to B	36	25	18	10	MHz
	B to A	25	25	25	24	1
2.3 V to 2.7 V	A to B	35	25	18	10	MHz
	B to A	18	18	18	17	1
1.65 V to 1.95 V	A to B	32	24	17	10	MHz
	B to A	10	10	10	10	1

13.F-toggle guaranteed by design simulation; not production tested.

		V <sub>CCB</sub>								
		4.5 to	5.5 V	3.0 to	3.6 V	2.3 to	2.7 V	1.65 to 1.95 V		
Symbol	Parameter	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
сса = 4.5	to 5.5 V									
t <sub>PLH</sub>	A to B	1	3	1	3	1	3	1	3	ns
	B to A	1	3	2	4	3	5	4	7	
t <sub>PHL</sub>	A to B	2	4	3	5	4	6	5	7	ns
	B to A	2	4	2	5	2	6	5	7	
t <sub>PZL</sub>	OE to A	4	5	6	10	5	9	7	15	ns
	OE to B	3	5	4	7	5	8	10	15	
t <sub>PLZ</sub>	OE to A	65	100	65	105	65	105	65	105	ns
	OE to B	5	9	6	10	7	12	9	16	
t <sub>skew</sub>	A Port, B Port (Note 14)	0.50	1.50	0.50	1.00	0.50	1.00	0.50	1.00	ns
<sub>CCA</sub> = 3.0	to 3.6 V									
t <sub>PLH</sub>	A to B	2.0	5.0	1.5	3.0	1.5	3.0	1.5	3.0	ns
	B to A	1.5	3.0	1.5	4.0	2.0	6.0	3.0	9.0	
t <sub>PHL</sub>	A to B	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	ns
	B to A	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	
t <sub>PZL</sub>	OE to A	4.0	8.0	5.0	9.0	6.0	11.0	7.0	15.0	ns
	OE to B	4.0	8.0	6.0	9.0	8.0	11.0	10.0	14.0	
t <sub>PLZ</sub>	OE to A	100	115	100	115	100	115	100	115	ns
	OE to B	5	10	4	8	5	10	9	15	
t <sub>skew</sub>	A Port, B Port (Note 14)	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns
<sub>CCA</sub> = 2.3	to 2.7 V			•			•		•	
t <sub>PLH</sub>	A to B	2.5	5.0	2.5	5.0	2.0	4.0	1.0	3.0	ns
	B to A	1.5	3.0	2.0	4.0	3.0	6.0	5.0	10.0	
t <sub>PHL</sub>	A to B	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	ns
	B to A	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	
t <sub>PZL</sub>	OE to A	5.0	10.0	5.0	10.0	6.0	12.0	9.0	18.0	ns
	OE to B	4.0	8.0	4.5	9.0	5.0	10.0	9.0	18.0	
t <sub>PLZ</sub>	OE to A	100	115	100	115	100	115	100	115	ns
	OE to B	65	110	65	110	65	115	12	25	
t <sub>skew</sub>	A Port, B Port (Note 14)	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns
	5 to 1.95 V									
t <sub>PLH</sub>	A to B	4	7	4	7	5	8	5	10	ns
	B to A	1.0	2.0	1.0	2.0	1.5	3.0	5.0	10.0	
t <sub>PHL</sub>	A to B	5	8	3	7	3	7	3	7	ns
	B to A	4	8	3	7	3	7	3	7	
t <sub>PZL</sub>	OE to A	11	15	11	14	14	28	14	23	ns
	OE to B	6	14	6	12	6	12	9	16	
t <sub>PLZ</sub>	OE to A	75	115	75	115	75	115	75	115	ns
	OE to B	75	115	75	115	75	115	75	115	
t <sub>skew</sub>	A Port, B Port (Note 14)	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns

#### AC CHARACTERISTICS (Output load: $C_L = 50 \text{ pF}$ , $R_{PU} = 2.2 \text{ k}\Omega$ , and $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ .)

14. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port (A<sub>n</sub> or B<sub>n</sub>) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 15). Skew is guaranteed, but not tested.

## **CAPACITANCE** (T<sub>A</sub> = +25°C.)

Symbol	Parameter	Condition	Тур	Unit
C <sub>IN</sub>	Input Capacitance Control Pin (OE)	$V_{CCA} = V_{CCB} = GND$	2.2	pF
C <sub>I/O</sub>	Input/Output Capacitance, An, Bn	$V_{CCA} = V_{CCB} = 5.0 \text{ V}, \text{ OE} = \text{GND}, \text{ VA} = \text{VB} = 5.0 \text{ V}$	13.0	pF
C <sub>pd</sub>	Power Dissipation Capacitance	$V_{CCA}$ = $V_{CCB}$ = 5.0 V, $V_{IN}$ = 0 V or $V_{CC},f$ = 400 KHz	13.5	pF




Figure 8. AC Test Circuit


## Table 1. PROPAGATION DELAY TABLE

Test	Input Signal	Output Enable Control
t <sub>PLH</sub> , t <sub>PHL</sub>	Data Pulses	V <sub>CCA</sub>
t <sub>PZL</sub> (OE to A <sub>n</sub> , B <sub>n</sub> )	0 V	LOW to HIGH Switch
t <sub>PLZ</sub> (OE to A <sub>n</sub> , B <sub>n</sub> )	0 V	HIGH to LOW Switch


## Table 2. AC LOAD TABLE


Vcco	CL	RL
$1.8\pm0.15~V$	50 pF	2.2 kΩ
$2.5\pm0.2~V$	50 pF	2.2 kΩ
$3.3\pm0.3~\text{V}$	50 pF	2.2 kΩ
$5.0\pm0.5$ V	50 pF	2.2 kΩ


## TIMING DIAGRAMS






















#### NOTES:


 $\begin{array}{l} \text{15. Input } t_R = t_F = 2.0 \text{ ns}, \ 10\% \ to \ 90\% \ at \ V_{IN} = 1.65 \ V \ to \ 1.95 \ V; \\ \text{Input } t_R = t_F = 2.0 \ ns, \ 10\% \ to \ 90\% \ at \ V_{IN} = 2.3 \ V \ to \ 2.7 \ V; \\ \text{Input } t_R = t_F = 2.5 \ ns, \ 10\% \ to \ 90\%, \ at \ V_{IN} = 3.0 \ V \ to \ 3.6 \ V \ only; \\ \text{Input } t_R = t_F = 2.5 \ ns, \ 10\% \ to \ 90\%, \ at \ V_{IN} = 4.5 \ V \ to \ 5.5 \ V \ only. \\ \ 16. V_{CCI} = V_{CCA} \ for \ control \ pin \ OE \ or \ V_{mi} = (V_{CCA} \ / \ 2). \end{array}$ 






Symbol	V <sub>CC</sub>
V <sub>mi</sub> (Note 16)	V <sub>CCI</sub> / 2
V <sub>mo</sub>	V <sub>CCO</sub> / 2
V <sub>X</sub>	0.5 x V <sub>CCO</sub>
V <sub>Y</sub>	0.1 x V <sub>CCO</sub>










#### **ORDERING INFORMATION**

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method <sup>†</sup>
FXMA2102L8X	−40 to +85°C	XN	8-Lead MicroPak, 1.6 mm Wide (Pb-Free)	5000 / Tape & Reel
FXMA2102UMX			8-Lead Ultrathin MLP, 1.2 mm x 1.4 mm (Pb-Free)	

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MicroPak is trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. **onsemi** is licensed by the Philips Corporation to carry the I<sup>2</sup>C bus protocol.







DOCUMENT NUMBER:	98AON58906E Electronic versions are uncontrolled except when accessed directly from the Document Repository.   Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	UQFN8, 1.4X1.2, 0.4P		PAGE 1 OF 1			
ON Semiconductor and 🔟 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding						


ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.







DATE 31 AUG 2016






SIDE VIEW





NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.



DOCUMENT NUMBER:	98AON13591G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	UQFN8 1.6X1.6, 0.5P		PAGE 1 OF 1			
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.						

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

NLSX4373DMR2G NLSX5012MUTAG NLSX0102FCT2G NLSX4302EBMUTCG PCA9306FMUTAG MC100EPT622MNG NLSX5011MUTCG NLV9306USG NLVSX4014MUTAG NLSV4T3144MUTAG NLVSX4373MUTAG NB3U23CMNTAG MAX3371ELT+T NLSX3013BFCT1G NLV7WBD3125USG NLSX3012DMR2G 74AVCH1T45FZ4-7 NLVSV1T244MUTBG 74AVC1T45GS-Q100H CLVC16T245MDGGREP MC10H124FNG CAVCB164245MDGGREP CD40109BPWR MC10H350FNG MC10H125FNG MC100EPT21MNR4G MC100EP91DWG NLSX3018MUTAG NLSV2T244MUTAG NLSX3013FCT1G NLSX5011AMX1TCG PCA9306USG SN74GTL1655DGGR SN74AVCA406LZQSR NLSX4014DTR2G NLSX3018DTR2G LTC1045CSW#PBF LTC1045CN#PBF SY100EL92ZG 74AXP1T34GMH 74AXP1T34GNH LSF0204DPWR PI4ULS3V204LE ADG3245BRUZ-REEL7 ADG3123BRUZ ADG3245BRUZ ADG3246BCPZ ADG3308BCPZ-REEL ADG3233BRJZ-REEL7 ADG3233BRMZ