## LB1847

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com
Monolithic Digital IC
PWM Current Control Type Stepping Motor Driver

## Overview

The LB1847 is a driver IC for stepping motors with PWM current control bipolar drive (fixed OFF time). A special feature of this IC is that VREF voltage is constant while the current can be set in 15 steps, allowing drive of motors ranging from 1-2 phase exciter types to 4W 1-2 phase exciter types. The current decay pattern can also be selected (SLOW DECAY, FAST DECAY, MIX DECAY) to increase the decay of regenerative current at chopping OFF, thereby improving response characteristics. This is especially useful for carriage and paper feed stepping motors in printers and similar applications where high-precision control and low vibrations are required.

## Features

- PWM current control (fixed OFF time)
- Load current digital selector (1-2, W1-2, 2W1-2, 4W1-2 phase exciter drive possible)
- Selectable current decay pattern (SLOW DECAY, FAST DECAY, MIX DECAY)
- Simultaneous ON prevention function (feed-through current prevention)
- Noise canceler
- Built-in thermal shutdown circuit
- Built-in logic low-voltage OFF circuit


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Motor supply voltage | $V_{B B}$ |  | 50 | V |
| Output peek current | Io peak | ${ }^{\text {t }}$ W $=20 \mu \mathrm{~s}$ | 1.75 | A |
| Output continuous current | IO max |  | 1.5 | A |
| Logic supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 7.0 | A |
| Logic input voltage range | $\mathrm{V}_{\text {IN }}$ |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| Emitter output voltage | $V_{E}$ |  | 1.0 | V |
| Allowable power dissipation | Pd max | Independent IC | 3.0 | W |
|  |  | With infinitely large heat sink | 20 | W |
| Operating temperature | Topr |  | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Ranges at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | ---: | :---: |
| Motor supply voltage range | $\mathrm{V}_{\mathrm{BB}}$ |  | 10 to 45 | V |
| Logic supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 to 5.25 | V |
| Reference voltage range | $\mathrm{V}_{\mathrm{REF}}$ |  | 0.0 to 3.0 | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=45 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.52 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Output Block |  |  |  |  |  |  |
| Output stage supply voltage | $\mathrm{I}_{\mathrm{BB}}$ ON |  | 2.3 | 3.5 | 5.0 | mA |
|  | ${ }^{\text {I BB OFF }}$ |  | 0.5 | 0.8 | 1.1 | mA |
| Output saturation voltage | $\mathrm{V}_{\mathrm{O}}$ (sat)1 | $\mathrm{I}_{\mathrm{O}}=+1.0 \mathrm{~A}$, sink |  | 1.2 | 1.6 | V |
|  | $\mathrm{V}_{\mathrm{O}}$ (sat)2 | $\mathrm{I}^{\mathrm{O}}=+1.5 \mathrm{~A}$, sink |  | 1.5 | 1.9 | V |
|  | $\mathrm{V}_{\mathrm{O}}$ (sat)3 | $\mathrm{I}^{\mathrm{O}}=-1.0 \mathrm{~A}$, source |  | 1.9 | 2.2 | V |
|  | $\mathrm{V}_{\mathrm{O}}$ (sat)4 | $\mathrm{I}^{\mathrm{O}}=-1.5 \mathrm{~A}$, source |  | 2.2 | 2.4 | V |
| Output leak current | ${ }^{\text {I }}$ (leak)1 | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{BB}}$, sink |  |  | 50 | $\mu \mathrm{A}$ |
|  | Io(leak)2 | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$, source | -50 |  |  | $\mu \mathrm{A}$ |
| Output sustain voltage | $\mathrm{V}_{\text {SUS }}$ | $\mathrm{L}=15 \mathrm{mH}, \mathrm{I}_{\mathrm{O}}=1.5 \mathrm{~A}$, Guaranteed design value * | 45 |  |  | V |
| Logic Block |  |  |  |  |  |  |
| Logic supply voltage | ${ }^{\text {I CC ON }}$ | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 19.5 | 26 | 36.5 | mA |
|  | ${ }^{\text {I CC OFF }}$ | ENABLE $=3.2 \mathrm{~V}$ | 10.5 | 15 | 19.5 | mA |
| Input voltage | $\mathrm{V}_{\text {IH }}$ |  | 3.2 |  |  | V |
|  | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| Input current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\mathrm{IH}}=3.2 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  | IIL | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
| Sensing voltage | $\mathrm{V}_{\mathrm{E}}$ | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 0.470 | 0.50 | 0.525 | V |
|  |  | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 0.445 | 0.48 | 0.505 | V |
|  |  | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 0.425 | 0.46 | 0.485 | V |
|  |  | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 0.410 | 0.43 | 0.465 | V |
|  |  | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=0.8 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 0.385 | 0.41 | 0.435 | V |
|  |  | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=0.8 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 0.365 | 0.39 | 0.415 | V |
|  |  | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=0.8 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 0.345 | 0.37 | 0.385 | V |
|  |  | $\mathrm{I}_{4}=3.2 \mathrm{~V}, \mathrm{I}_{3}=0.8 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 0.325 | 0.35 | 0.365 | V |
|  |  | $\mathrm{I}_{4}=0.8 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 0.280 | 0.30 | 0.325 | V |
|  |  | $\mathrm{I}_{4}=0.8 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 0.240 | 0.26 | 0.285 | V |
|  |  | $\mathrm{I}_{4}=0.8 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 0.195 | 0.22 | 0.235 | V |
|  |  | $\mathrm{I}_{4}=0.8 \mathrm{~V}, \mathrm{I}_{3}=3.2 \mathrm{~V}, \mathrm{I}_{2}=0.8 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 0.155 | 0.17 | 0.190 | V |
|  |  | $\mathrm{I}_{4}=0.8 \mathrm{~V}, \mathrm{I}_{3}=0.8 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=3.2 \mathrm{~V}$ | 0.115 | 0.13 | 0.145 | V |
|  |  | $\mathrm{I}_{4}=0.8 \mathrm{~V}, \mathrm{I}_{3}=0.8 \mathrm{~V}, \mathrm{I}_{2}=3.2 \mathrm{~V}, \mathrm{I}_{1}=0.8 \mathrm{~V}$ | 0.075 | 0.09 | 0.100 | V |
| Reference current | ${ }^{\text {IREF }}$ | $\mathrm{V}_{\text {REF }}=1.5 \mathrm{~V}$ | -0.5 |  |  | $\mu \mathrm{A}$ |
| CR pin current | ${ }^{\text {I CR }}$ | $\mathrm{CR}=1.0 \mathrm{~V}$ | -4.6 |  | -1.0 | mA |
| MD pin current | ${ }^{\prime} \mathrm{MD}$ | $\mathrm{MD}=1.0 \mathrm{~V}, \mathrm{CR}=4.0 \mathrm{~V}$ | -5.0 |  |  | $\mu \mathrm{A}$ |
| DECAY pin current Low | ${ }^{\text {I DECL }}$ | $\mathrm{V}_{\text {DEC }}=0.8 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
| DECAY pin current High | ${ }^{\text {I DECH }}$ | $\mathrm{V}_{\text {DEC }}=3.2 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Thermal shutdown temperature | TSD |  |  | 170 |  | ${ }^{\circ} \mathrm{C}$ |
| Logic ON voltage | LVSD1 |  | 3.35 | 3.65 | 3.95 | V |
| Logic OFF voltage | $\mathrm{L}_{\mathrm{VSD}}{ }^{2}$ |  | 3.20 | 3.50 | 3.80 | V |
| LVSD hysteresis width | $\Delta L_{\text {VSD }}$ |  | 0.065 | 0.15 | 0.23 | V |

## Package Dimensions

unit : mm (typ)
3147C



## Pin Assignment



Block Diagram


Pin Function

| Pin No. | Pin name | Function |
| :---: | :---: | :---: |
| 1 | MD | Sets the OFF time for FAST mode and SLOW mode in MIX DECAY. Setting input range: 4 V to 1.5 V . |
| $\begin{gathered} 2 \\ 13 \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\text {REF }}{ }^{1} \\ & \mathrm{~V}_{\text {REF }}{ }^{2} \end{aligned}$ | Output set current reference supply pin. Setting voltage range: 0 V to 3 V . |
| $\begin{gathered} 3 \\ 12 \end{gathered}$ | $\begin{aligned} & \text { CR1 } \\ & \text { CR2 } \end{aligned}$ | Output OFF time setting pin for switching operation. |
| $\begin{gathered} 4 \\ 11 \end{gathered}$ | $\begin{aligned} & \text { E1 } \\ & \text { E2 } \end{aligned}$ | Pin for controlling the set current with sensing resistor RE. |
| $\begin{gathered} 5 \\ 10 \end{gathered}$ | DECAY1 DECAY2 | SLOW mode/FAST mode selector pin. DECAY2 SLOW DECAY: H FAST DECAY: L |
| $6$ | $\begin{aligned} & \text { OUT }_{\mathrm{A}} \\ & \text { OUT }_{\mathrm{A}} \\ & \text { OUT }_{\mathrm{B}} \\ & \text { OUT }_{\mathrm{B}} \end{aligned}$ | Output pin. |
| 14 | $V_{B B}$ | Output stage supply voltage pin. |
| 15 | GND | Ground pin. |
| $\begin{aligned} & 27 \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { PHASE1 } \\ & \text { PHASE2 } \end{aligned}$ | Output phase selector input pin |
| $\begin{aligned} & 26 \\ & 17 \end{aligned}$ | ENABLE1 <br> ENABLE2 | Output ON/OFF setting input pin. |
| $\begin{aligned} & \hline 22,23 \\ & 24,25 \\ & 21,20 \\ & 19,18 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{A}^{4}} \mathrm{I}_{\mathrm{A}^{3}} \\ & \mathrm{I}_{\mathrm{A}} \mathrm{I}_{\mathrm{A}} 1 \\ & \mathrm{I}_{\mathrm{B}} \mathrm{I}_{\mathrm{B}}{ }^{3} \\ & \mathrm{I}_{\mathrm{B}} \mathrm{I}_{\mathrm{B}}{ }^{1} \end{aligned}$ | Output set current digital input pin. 15 -stage voltage setting. |
| 28 | $\mathrm{V}_{\mathrm{CC}}$ | Logic block supply voltage pin |

Truth Table

| PHASE | ENABLE | OUT $_{A}$ | OUT $_{\bar{A}}$ |
| :---: | :---: | :---: | :---: |
| $H$ | L | $H$ | L |
| L | L | L | $H$ |
| - | $H$ | OFF | OFF |

Set Current Truth Table

| $I_{A} 4$ | $I_{A} 3$ | $I_{A}{ }^{2}$ | $I_{A} 1$ | Set current lout | Current ratio |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | $11.5 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 100 |
| 1 | 1 | 1 | 0 | $11.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 95.65 |
| 1 | 1 | 0 | 1 | $10.5 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 91.30 |
| 1 | 1 | 0 | 0 | $10.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 86.95 |
| 1 | 0 | 1 | 1 | $9.5 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 82.61 |
| 1 | 0 | 1 | 0 | $9.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 78.26 |
| 1 | 0 | 0 | 1 | $8.5 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 73.91 |
| 1 | 0 | 0 | 0 | $8.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 69.56 |
| 0 | 1 | 1 | 1 | $7.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 60.87 |
| 0 | 1 | 1 | 0 | $6.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 52.17 |
| 0 | 1 | 0 | 1 | $5.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 43.48 |
| 0 | 1 | 0 | 0 | $4.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 34.78 |
| 0 | 0 | 1 | 1 | $3.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 26.08 |
| 0 | 0 | 1 | 0 | $2.0 / 11.5 \times V_{R E F} / 3.04 R E=$ lout | 17.39 |

* Current ratio (\%) is the calculated set current value.

Current Decay Switching Truth Table

| Current decay mode | DECAY pin | MD pin | Output chopping |
| :---: | :---: | :---: | :---: |
| SLOW DECAY | H | L | Upper-side chopping |
| FAST DECAY | L | L | Dual-side chopping |
| MIX DECAY | L | $4 V$ to $1.5 V$ input <br> voltage setting | CR voltage $>$ MD: dual-side chopping <br> CR voltage $<$ MD: upper-side chopping |

## Sequence Table

|  | Phase A |  |  |  |  |  |  | Phase B |  |  |  |  |  |  | Phase 1-2 | Phase W1-2 | Phase 2W1-2 | Phase 4W1-2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | $\mathrm{I}^{4} 4$ | $\mathrm{I}^{\prime}{ }^{3}$ | $\mathrm{I}^{2}{ }^{2}$ | ${ }^{\prime}{ }^{1} 1$ | ENA1 | PHA1 | Iout | $\mathrm{I}_{\mathrm{B}} 4$ | $\mathrm{I}_{\mathrm{B}}{ }^{\text {a }}$ | $\mathrm{I}_{\mathrm{B}}{ }^{2}$ | $\mathrm{I}_{\mathrm{B}} 1$ | ENA2 | PHA2 | Iout |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 100\% | 0 | 0 | 1 | 0 | 1 | * | 0\% | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 100 | 0 | 0 | 1 | 0 | 0 | 0 | 17.39 |  |  |  | $\bigcirc$ |
| 2 | 1 | 1 | 1 | 1 | 0 | 0 | 100 | 0 | 0 | 1 | 1 | 0 | 0 | 26.08 |  |  | $\bigcirc$ | $\bigcirc$ |
| 3 | 1 | 1 | 1 | 0 | 0 | 0 | 95.65 | 0 | 1 | 0 | 0 | 0 | 0 | 34.78 |  |  |  | $\bigcirc$ |
| 4 | 1 | 1 | 0 | 1 | 0 | 0 | 91.30 | 0 | 1 | 0 | 1 | 0 | 0 | 43.48 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 5 | 1 | 1 | 0 | 0 | 0 | 0 | 86.95 | 0 | 1 | 1 | 0 | 0 | 0 | 52.17 |  |  |  | $\bigcirc$ |
| 6 | 1 | 0 | 1 | 1 | 0 | 0 | 82.61 | 0 | 1 | 1 | 1 | 0 | 0 | 60.87 |  |  | 0 | $\bigcirc$ |
| 7 | 1 | 0 | 1 | 0 | 0 | 0 | 78.26 | 1 | 0 | 0 | 0 | 0 | 0 | 69.56 |  |  |  | $\bigcirc$ |
| 8 | 1 | 0 | 0 | 1 | 0 | 0 | 73.91 | 1 | 0 | 0 | 1 | 0 | 0 | 73.91 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 9 | 1 | 0 | 0 | 0 | 0 | 0 | 69.56 | 1 | 0 | 1 | 0 | 0 | 0 | 78.26 |  |  |  | $\bigcirc$ |
| 10 | 0 | 1 | 1 | 1 | 0 | 0 | 60.87 | 1 | 0 | 1 | 1 | 0 | 0 | 82.61 |  |  | O | $\bigcirc$ |
| 11 | 0 | 1 | 1 | 0 | 0 | 0 | 52.17 | 1 | 1 | 0 | 0 | 0 | 0 | 86.95 |  |  |  | $\bigcirc$ |
| 12 | 0 | 1 | 0 | 1 | 0 | 0 | 43.48 | 1 | 1 | 0 | 1 | 0 | 0 | 91.30 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 13 | 0 | 1 | 0 | 0 | 0 | 0 | 34.78 | 1 | 1 | 1 | 0 | 0 | 0 | 95.65 |  |  |  | $\bigcirc$ |
| 14 | 0 | 0 | 1 | 1 | 0 | 0 | 26.08 | 1 | 1 | 1 | 1 | 0 | 0 | 100 |  |  | $\bigcirc$ | $\bigcirc$ |
| 15 | 0 | 0 | 1 | 0 | 0 | 0 | 17.39 | 1 | 1 | 1 | 1 | 0 | 0 | 100 |  |  |  | $\bigcirc$ |
| 16 | 0 | 0 | 0 | 1 | 1 | * | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 100 | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ |
| 17 | 0 | 0 | 1 | 0 | 0 | 1 | 17.39 | 1 | 1 | 1 | 1 | 0 | 0 | 100 |  |  |  | $\bigcirc$ |
| 18 | 0 | 0 | 1 | 1 | 0 | 1 | 26.08 | 1 | 1 | 1 | 1 | 0 | 0 | 100 |  |  | $\bigcirc$ | $\bigcirc$ |
| 19 | 0 | 1 | 0 | 0 | 0 | 1 | 34.78 | 1 | 1 | 1 | 0 | 0 | 0 | 95.65 |  |  |  | $\bigcirc$ |
| 20 | 0 | 1 | 0 | 1 | 0 | 1 | 43.48 | 1 | 1 | 0 | 1 | 0 | 0 | 91.30 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 21 | 0 | 1 | 1 | 0 | 0 | 1 | 52.17 | 1 | 1 | 0 | 0 | 0 | 0 | 86.95 |  |  |  | $\bigcirc$ |
| 22 | 0 | 1 | 1 | 1 | 0 | 1 | 60.87 | 1 | 0 | 1 | 1 | 0 | 0 | 82.61 |  |  | $\bigcirc$ | $\bigcirc$ |
| 23 | 1 | 0 | 0 | 0 | 0 | 1 | 69.56 | 1 | 0 | 1 | 0 | 0 | 0 | 78.26 |  |  |  | $\bigcirc$ |
| 24 | 1 | 0 | 0 | 1 | 0 | 1 | 73.91 | 1 | 0 | 0 | 1 | 0 | 0 | 73.91 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 25 | 1 | 0 | 1 | 0 | 0 | 1 | 78.26 | 1 | 0 | 0 | 0 | 0 | 0 | 69.56 |  |  |  | $\bigcirc$ |
| 26 | 1 | 0 | 1 | 1 | 0 | 1 | 82.61 | 0 | 1 | 1 | 1 | 0 | 0 | 60.87 |  |  | $\bigcirc$ | $\bigcirc$ |
| 27 | 1 | 1 | 0 | 0 | 0 | 1 | 86.95 | 0 | 1 | 1 | 0 | 0 | 0 | 52.17 |  |  |  | $\bigcirc$ |
| 28 | 1 | 1 | 0 | 1 | 0 | 1 | 91.30 | 0 | 1 | 0 | 1 | 0 | 0 | 43.48 |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 29 | 1 | 1 | 1 | 0 | 0 | 1 | 95.65 | 0 | 1 | 0 | 0 | 0 | 0 | 34.78 |  |  |  | $\bigcirc$ |
| 30 | 1 | 1 | 1 | 1 | 0 | 1 | 100 | 0 | 0 | 1 | 1 | 0 | 0 | 26.08 |  |  | $\bigcirc$ | $\bigcirc$ |
| 31 | 1 | 1 | 1 | 1 | 0 | 1 | 100 | 0 | 0 | 1 | 0 | 0 | 0 | 17.39 |  |  |  | $\bigcirc$ |

* Don't care

Note: lout percentage (\%) is the calculated setting value.

## Switch Timing Chart During PWM Drive

SLOW DECAY (upper-side chopping)
DECAY pin: High MD pin: Low


## FAST DECAY

DECAY pin: Low MD pin: Low


## MIX DECAY


ton : Output ON time
toff : Output OFF time
tm : FAST DECAY time in MIX DECAY mode
tn : Noise cancelling time

## MIX DECAY logic setting

## DECAY pin : L

MD pin : 1.5 V to 4.0 V voltage setting
CR voltage and MD pin voltage are compared to select dual-side chopping or upper-side chopping.
CR voltage > MD pin voltage: dual-side chopping
CR voltage $<$ MD pin voltage: upper-side chopping

## SLOW DECAY Current Path

Regenerative current during upper-side transistor switching operation

| $----\rightarrow$ <br> Current path at output ON |
| :---: |
| $------\rightarrow$ <br> Regenerative current <br> at upper-side transistor OFF |



## FAST DECAY Current Path



Composite Spectrum of Set Current (1 step normalized to $90^{\circ}$ )


| No. | $\theta$ | Rotation angle | Composite spectrum |
| :---: | :---: | :---: | :---: |
| 0 | $\theta_{0}$ | $0^{\circ}$ | 100.0 |
| 1 | $\theta_{1}$ | $9.87^{\circ}$ | 101.5 |
| 2 | $\theta_{2}$ | $14.6^{\circ}$ | 103.35 |
| 3 | $\theta_{3}$ | $20.0^{\circ}$ | 101.78 |
| 4 | $\theta_{4}$ | $25.5^{\circ}$ | 101.12 |
| 5 | $\theta_{5}$ | $30.96^{\circ}$ | 101.4 |
| 6 | $\theta_{6}$ | $36.38^{\circ}$ | 102.61 |
| 7 | $\theta_{7}$ | $41.63^{\circ}$ | 104.7 |
| 8 | $\theta_{8}$ | $45.0^{\circ}$ | 104.5 |
| 9 | $\theta_{9}$ | $48.37^{\circ}$ | 104.7 |
| 10 | $\theta_{10}$ | $53.62^{\circ}$ | 102.61 |
| 11 | $\theta_{11}$ | $59.04^{\circ}$ | 101.4 |
| 12 | $\theta_{12}$ | $64.5^{\circ}$ | 101.12 |
| 13 | $\theta_{13}$ | $70.0^{\circ}$ | 101.78 |
| 14 | $\theta_{14}$ | $75.4^{\circ}$ | 103.35 |
| 15 | $\theta_{15}$ | $80.13^{\circ}$ | 101.5 |
| 16 | $\theta_{16}$ | $90.0^{\circ}$ | 100.0 |
| $20 t i o n$ | $a_{1}$ |  | 1090 |

* Rotation angle and composite spectrum are calculated values.

Set Current Waveform Model


Phase B

PHASE1

PHASE2

## Sample Application Circuit



## Notes on Usage

## 1. External diodes

Because this IC uses upper-side transistor switching in SLOW DECAY mode and dual-side transistor switching in FAST DECAY mode, it requires external diodes between the OUT pins and ground, for the regenerative current during switching OFF. Use Schottky barrier diodes with low VF.
2. VREF pin

Because the VREF pin serves for input of the set current reference voltage, precautions against noise must be taken. The input voltage range is 0 to 3.0 V .
3. GND pin

The ground circuit for this IC must be designed so as to allow for high-current switching. Blocks where high current flows must use low-impedance patterns and must be removed from small-signal lines. Especially the ground connection for the sensing resistor RE at pin E, and the ground connection for the Schottky barrier diodes should be in close proximity to the IC ground.
The capacitors between $V_{C C}$ and ground, and $V_{B B}$ and ground should be placed close to the $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{BB}}$ pins, respectively.
4. Simultaneous ON prevention function

This IC incorporates a circuit to prevent feed-through current when phase switching. For reference, the output ON and OFF delay times at PHASE and ENABLE switching are given below.

Reference Data * typical value

|  |  | Sink side | Source side |
| :---: | :---: | :---: | :---: |
| PHASE switching <br> $($ Low $\rightarrow \mathrm{Hi})$ | ON delay time | $1.9 \mu \mathrm{~s}$ | $2.2 \mu \mathrm{~s}$ |
|  | OFF deley time | $0.8 \mu \mathrm{~s}$ | $1.8 \mu \mathrm{~s}$ |
| PHASE switching <br> $(H i \rightarrow$ Low $)$ | ON delay time | $1.4 \mu \mathrm{~s}$ | $1.7 \mu \mathrm{~s}$ |
|  | OFF deley time | $0.9 \mu \mathrm{~s}$ | $1.35 \mu \mathrm{~s}$ |
| ENABLE switching | ON delay time | $2.15 \mu \mathrm{~s}$ | $2.75 \mu \mathrm{~s}$ |
|  | OFF deley time | $1.2 \mu \mathrm{~s}$ | $5.8 \mu \mathrm{~s}$ |

## 5. Noise canceler

This IC has a noise canceling function to prevent malfunction due to noise spikes generated when switching ON. The noise cancel time tn is determined by internal resistance of the CR pin and the constant of the externally connected CR components. The constant also determines the switching OFF time.
Figure 1 shows the internal configuration at the CR pin, and Figure 2 the $C R$ pin constant setting range.
Equation when logic voltage $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
CR pin voltage $\mathrm{E} 1=\mathrm{V}_{\mathrm{CC}} \times \mathrm{R} /(\mathrm{R} 1+\mathrm{R} 2+\mathrm{R}) \quad[\mathrm{V}]$
Noise cancel time tn $\approx(\mathrm{R} 1+\mathrm{R} 2) \times \mathrm{C} \times 1 \mathrm{n}\{(\mathrm{E} 1-1.5) /(\mathrm{E} 1-4.0)\} \quad[\mathrm{s}]$
Switching OFF time toff $\approx-\mathrm{R} \times \mathrm{C} \times 1 \mathrm{n}(1.5 / \mathrm{E} 1)$ [s]
Internal resistance at CR pin : R1 $=1 \mathrm{k} \Omega, \mathrm{R} 2=300 \Omega$ (typ.)
*The CR constant setting range in Figure 2 on page 15 is given for reference. It applies to a switching OFF time in the range from 8 to $100 \mu \mathrm{~s}$. The switching time can also be made higher than 100 ms . However, a capacitor value of more than several thousand pF will result in longer noise canceling time, which can cause the output current to become higher than the set current. The longer switching OFF time results in higher output current ripple, causing a drop in average current and rotation efficiency. When keeping the switching OFF time within 100 ms , it is recommended to stay within the CR constant range shown in Figure 2.

Internal configuration at CR pin


Figure 1

## Switching OFF time and CR setting range

(toff time : approx. 8 to $100 \mu \mathrm{~s}$ )



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B STK672-630CN-E TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801

LB11851FA-BH NCV70627DQ001R2G

