## CMOS IC FROM 32K byte, RAM 1024 byte on-chip 8-bit 1-chip Microcontroller



#### Overview

The LC87F2J32A is an 8-bit microcomputer that, integrates on a single chip a number of hardware features such as 32K-byte flash ROM, 1024-byte RAM, an On-chip-debugger, a 16-bit timer/counter, four 8-bit timers, a base timer serving as a time-of-day clock, a high-speed clock counter, a synchronous SIO interface, an

asynchronous/synchronous SIO interface, a UART interface, two 12-bit PWM channels, a 12/8-bit 14-channel AD converter, a system clock frequency divider, remote control receive, an internal reset and an interrupt feature.

#### Features

#### ■Flash ROM

- 32768 × 8 bits
- Capable of on-board-programming with wide range (2.2 to 5.5V) of voltage source.
- Block-erasable in 128-byte units
- Writable in 2-byte units

#### ■RAM


•  $1024 \times 9$  bits

#### ■Package Form

- QIP48E (14×14): Lead-free type
- SQFP48 (7×7): Lead-/Halogen-free type

#### Package Dimensions


unit : mm (typ) 3156A



\* This product is licensed from Silicon Storage Technology, Inc. (USA).

## Package Dimensions

unit : mm (typ) 3163B



#### ■Minimum Bus Cycle

- 83.3ns (12MHz) V<sub>DD</sub>=2.7 to 5.5V
- 100ns (10MHz) V<sub>DD</sub>=2.2 to 5.5V
- 250ns (4MHz) V<sub>DD</sub>=1.8 to 5.5V Note: The bus cycle time here refers to the ROM read speed.

Minimum Instruction Cycle Time

- 250ns (12MHz) V<sub>DD</sub>=2.7 to 5.5V
- 300ns (10MHz) V<sub>DD</sub>=2.2 to 5.5V
- 750ns (4MHz) V<sub>DD</sub>=1.8 to 5.5V

#### Ports

• Normal withstand voltage I/O ports Ports I/O direction can be designated in 1-bit units

- Dedicated oscillator ports/input ports
- Reset pin
- Power pins

#### ■Timers

- Timer 0: 16-bit timer/counter with a capture register.
  - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with an 8-bit capture register)
    - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
  - Mode 3: 16-bit counter (with a 16-bit capture register)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
  - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)
    - + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)
  - Mode 1: 8-bit PWM with an 8-bit prescaler  $\times$  2 channels
  - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)
  - (toggle outputs also possible from the lower-order 8 bits) Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)
    - (The lower-order 8 bits can be used as PWM.)

39 (P0n, P1n, P2n, P30 to P36, P70 to P73, PWM0,
PWM1, XT2, CF2)
2 (CF1, XT1)
$1 (\overline{\text{RES}})$
6 (V <sub>SS</sub> 1 to 3, V <sub>DD</sub> 1 to 3)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
  - 2) Interrupts are programmable in 5 different time schemes
- ■High-speed Clock Counter
  - 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz)
  - 2) Can generate output real-time

#### ■SIO

- SIO0: 8-bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle=4/3 tCYC)
  - Automatic continuous data transmission (1 to 256 bits, specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
- Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
- Mode 1: Asynchronous serial I/O (half-duplex, 8-data bits, 1-stop bit, 8 to 2048 tCYC baudrates)
- Mode 2: Bus mode 1 (start bit, 8-data bits, 2 to 512 tCYC transfer clocks)
- Mode 3: Bus mode 2 (start detect, 8-data bits, stop detect)

#### ■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator
- ■AD Converter: 12 bits/8 bits × 14 channels
  - 12/8 bits AD converter resolution selectable
- ■PWM: Multifrequency 12-bit PWM × 2 channels
- Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
  - 1) Noise rejection function
  - (Units of noise rejection filter : about 120µs, when selecting a 32.768kHz crystal oscillator as a clock.)
  - 2) Supporting reception formats with a guide-pulse of halt-clock/clock/none.
  - 3) Determines a end of reception by detecting a no-signal periods (No carrier). (Supports same reception format with a different bit length.)
  - 4) X'tal HOLD mode release function

#### Clock Output Function

- Can generate clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
- Can generate the source clock for the subclock.

#### ■Watchdog timer

- External RC watchdog timer
- Interrupt and reset signals selectable

#### ■Interrupts

- 24 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/REMOREC2
4	0001BH	H or L	INT3/INT5/ BT0/BT1
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/T4/T5/PWM0, PWM1

<sup>•</sup> Priority levels X > H > L

- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- IFLG (List of interrupt source flag function)
  - 1) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the table above).
- Subroutine Stack Levels: 512 levels (the stack is allocated in RAM)
- ■High-speed Multiplication/Division Instructions
  - 16 bits  $\times$  8 bits (5 tCYC execution time)
  - 24 bits  $\times$  16 bits (12 tCYC execution time)
  - 16 bits ÷ 8 bits (8 tCYC execution time)
  - 24 bits ÷ 16 bits (12 tCYC execution time)
- ■Oscillation Circuits
  - Internal oscillation circuits
    - 1) Low-speed RC oscillation circuit : For system clock(100kHz)
    - 2) Medium-speed RC oscillation circuit : For system clock(1MHz)
    - 3) Frequency variable RC oscillation circuit: For system clock(8MHz)
      - (1) Adjustable in 0.5% (typ) step from a selected center frequency.
      - (2) Measures oscillation clock using a input signal from XT1 as a reference.
  - External oscillation circuits
- For low-speed system clock, with internal Rf
- Low speed crystal oscillation circuit:
   Hi-speed CF oscillation circuit:
- For system clock, with internal Rf
- (1) Both the CF and crystal oscillator circuits stop operation on a system reset.
- System Clock Divider Function
  - Can run on low current.
  - The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).

#### ■Internal Reset Function

- Power-on reset (POR) function
  - 1) POR reset is generated only at power-on time.
  - 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
- Low-voltage detection reset (LVD) function
  - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
  - 2) The use/disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V).

#### ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. 1) Oscillation is not halted automatically.
  - 2) There are three ways of resetting the HALT mode.
    - (1) Setting the reset pin to the low level
    - (2) System resetting by watchdog timer or low-voltage detection
    - (3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, and crystal oscillators automatically stop operation.
  - 2) There are four ways of resetting the HOLD mode.
    - (1) Setting the reset pin to the low level.
    - (2) System resetting by watchdog timer or low-voltage detection
    - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4, or INT5
      - $\ast$  INT0 and INT1 HOLD mode reset is available only when level detection is set.
    - (4) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
  - 1) The CF and RC oscillators automatically stop operation.
  - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
  - 3) There are six ways of resetting the X'tal HOLD mode.
    - (1) Setting the reset pin to the low level
    - (2) System resetting by watchdog timer or low-voltage detection
    - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4, or INT5 \* INT0 and INT1 HOLD mode reset is available only when level detection is set.
    - (4) Having an interrupt source established at port 0
    - (5) Having an interrupt source established in the base timer circuit
    - (6) Having an interrupt source established in the infrared remote controller receiver circuit
- ■On-chip Debugger
  - Supports software debugging with the IC mounted on the target board (LC87D2J32A). LC87F2J32A has an On-chip debugger but its function is limited.
- Data Security Function (flash versions only)
  - Protects the program data stored in flash memory from unauthorized read or copy. Note: This data security function does not necessarily provide absolute data security.

#### ■Development Tools

• On-chip debugger: TCB87- TypeB + LC87D2J32A

#### ■Programming Board

Package	Programming boards
SQFP48 (7×7)	W87F55256SQ
QIP48E (14×14)	W87F55256Q

#### ■Flash ROM Programmer


Ма	ker	Model	Supported version	Device
Flash Support Group, Inc. (FSG)	Single programmer	AF9708 AF9709/AF9709B/AF9709C (Including Ando Electric Co., Ltd. models)	Rev 03.07 or later	LC87F2J32A
	0	AF9723/AF9723B(Main body) (Including Ando Electric Co., Ltd. models)	-	
	Gang programmer	AF9833(Unit) (Including Ando Electric Co., Ltd. models)	-	-
Flash Support Group, Inc. (FSG)	In-circuit programmer	AF9101/AF9103(Main body) (FSG models)	(Note 2)	LC87F2J32A
Our company (Note 1)		SIB87(Inter Face Driver) (Our company model)	(1006 2)	L0071 2332A
Our company	Single/Gang programmer	SKK/SKK Type B (SANYO FWS)	Application Version 1.04 or later	LC87F2J32A
Our company	In-circuit/ Gang programmer	SKK-DBG Type B (SANYO FWS)	Chip Data Version 2.16 or later	

Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from Our company (SIB87) together

can give a PC-less, standalone on-board-programming capabilities.

Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or Our company for the information.


## **Pin Assignment**



SQFP48 (7×7) "Lead- / Halogen-free Type" QIP48E (14×14) "Lead-free Type"

SQFP/QIP	NAME	SQFP/QIP	NAME	SQFP/QIP	NAME
1	P73/INT3/T0IN/RMIN	17	PWM1	33	P24/INT5/T1IN
2	RES	18	PWM0	34	P25/INT5/T1IN
3	XT1/AN10	19	V <sub>DD</sub> 2	35	P26/INT5/T1IN
4	XT2/AN11	20	V <sub>SS</sub> 2	36	P27/INT5/T1IN
5	V <sub>SS</sub> 1	21	P00/AN0	37	P36
6	CF1/AN12	22	P01/AN1	38	P35
7	CF2/AN13	23	P02/AN2	39	V <sub>DD</sub> 3
8	V <sub>DD</sub> 1	24	P03/AN3	40	V <sub>SS</sub> 3
9	P10/SO0	25	P04/AN4	41	P34
10	P11/SI0/SB0	26	P05/CKO/AN5	42	P33
11	P12/SCK0	27	P06/T6O/AN6	43	P32/DBGP2
12	P13/SO1	28	P07/T7O/AN7	44	P31/DBGP1
13	P14/SI1/SB1	29	P20/UTX/INT4/T1IN	45	P30/DBGP0
14	P15/SCK1	30	P21/URX/INT4/T1IN	46	P70/INT0/T0LCP/AN8
15	P16/T1PWML	31	P22/INT4/T1IN	47	P71/INT1/T0HCP/AN9
16	P17/T1PWMH/BUZ	32	P23/INT4/T1IN	48	P72/INT2/T0IN

## System Block Diagram



# **Pin Description**

Pin Name	I/O			D	escription			Option
V <sub>SS</sub> 1 to V <sub>SS</sub> 3	-	- power supp	power supply pins					
V <sub>DD</sub> 1 to V <sub>DD</sub> 3	-	+ power sup	ply pin					No
Port 0	I/O	• 8-bit I/O po	rt					Yes
P00 to P07	-	<ul> <li>I/O specifia</li> </ul>	ble in 1-bit units					
1 00 10 1 07		-	stors can be turn	ed on and off in ?	1-bit units.			
		HOLD rese	t input					
		Port 0 inter	rupt input					
		Pin function	าร					
		P05: Syste	m clock output					
		P06: Timer	6 toggle output					
		P07: Timer	7 toggle output					
		P00(AN0) t	o P07(AN7): AD	converter input				
Port 1	I/O	• 8-bit I/O po	rt					Yes
P10 to P17		-	ble in 1-bit units					
			stors can be turn	ed on and off in ?	1-bit units.			
		<ul> <li>Pin function</li> </ul>						
			data output					
		P11: SIO0 data input/bus I/O						
		P12: SIO0						
			data output	10				
			data input / bus l	0				
		P15: SIO1						
			1PWML output 1PWMH output/I					
Port 2	I/O							Yes
	1/0	<ul> <li>8-bit I/O po</li> <li>I/O specific</li> </ul>	ble in 1-bit units					Tes
P20 to P27		-	istors can be turn	ed on and off in '	1-bit units			
		Pin function			i bit dritto.			
		P20: UART						
		P21: UART						
				D reset input/time	er 1 event input/tin	ner 0L capture ir	nput/	
			timer 0H captur	-				
		P24 to P27	•	•	er 1 event input/tin	ner 0L capture ir	nput/	
			timer 0H captur	e input				
		Interrupt ac	knowledge type					
			<b>D</b> :		Rising &			
			Rising	Falling	Falling	H level	L level	
		INT4	enable	enable	enable	disable	disable	
		INT5	enable	enable	enable	disable	disable	
Port 3	I/O	• 7-bit I/O po						Yes
P30 to P36		-	ble in 1-bit units					
			stors can be turn	ed on and off in '	1-bit units.			
		Shared pin						
		On-chip de	bugger pins: DB0	GP0 to DBGP2 (F	P30 to P32)			

Continued on next page.

Pin Name	I/O			D	escription			Option
Port 7	I/O	• 4-bit I/O po	ort					No
P70 to P73		<ul> <li>I/O specifia</li> </ul>	able in 1-bit units					
		Pull-up resistors can be turned on and off in 1-bit units.						
		Pin function	ns					
		P70: INT0 i	input/HOLD reset	input/timer 0L ca	apture input/watch	dog timer output		
		P71: INT1 i	input/HOLD reset	input/timer 0H c	apture input			
		P72: INT2	input HOLD reset	input/timer 0 eve	ent input/timer 0L	capture input		
		P73: INT3	input (with noise f	filter)/timer 0 ever	nt input/timer 0H c	apture input		
		P70(AN8),	P71(AN9) : AD c	onverter input				
		Interrupt ac	knowledge type					
			Dising	Falling	Rising &	L lovel	Lloval	1
			Rising	Falling	Falling	H level	L level	
		INT0	enable	enable	disable	enable	enable	
		INT1	enable	enable	disable	enable	enable	
		INT2	enable	enable	enable	disable	disable	
		INT3	enable	enable	enable	disable	disable	
PWM0, PWM1	I/O	PWM0 and PWM1 output ports						
		General-pu	irpose I/O availab	ble				
RES	I/O	External res	et Input/internal re	eset output				No
XT1	Input	• 32.768kHz	32.768kHz crystal oscillator input pin					
		Shared pin	s					
		General-pu	irpose input port					
		AD convert	er input port: AN	10				
XT2	I/O	32.768kHz crystal oscillator output pin						
		Shared pin	Shared pins					
		General-pu	rpose I/O port					
		AD convert	er input port: AN	11				
CF1	Input	Ceramic res	onator input pin					No
		<ul> <li>Shared pin</li> </ul>	S					
		General-pu	irpose input port					
		AD convert	er input port: AN	12				
CF2	Output	Ceramic res	onator output pin					No
		Shared pin	S					1
		General-pu	irpose I/O port					
		AD convert	er input port: AN	13				

# **On-chip Debugger Pin Connection Requirements**

For the treatment of the on-chip debugger pins, refer to the separately available documents entitled "RD87 On-chip Debugger Installation Manual"

#### **Recommended Unused Pin Connections**

Dest Name	Recommended Unused Pin Connections				
Port Name	Board	Software			
P00 to P07	Open	Output low			
P10 to P17	Open	Output low			
P20 to P21	Open	Output low			
P30 to P36	Open	Output low			
P70 to P73	Open	Output low			
PWM0,PWM1	Open	Output low			
XT1	Pulled low with a $100k\Omega$ resistor or less	General-purpose input port			
XT2	Open	Output low			
CF1	Pulled low with a $100k\Omega$ resistor or less	General-purpose input port			
CF2	Open	Output low			

## **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	Programmable (Note 1)
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P36	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	-	No	CMOS	No
XT1	-	No	Input for 32.768kHz crystal oscillator (Input only)	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No
CF1	-	No	Input for ceramic resonator oscillator (Input only)	No
CF2	-	No	Output for ceramic resonator oscillator (Nch-open drain when in general-purpose output mode)	No


Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low- and high-impedance pull-up connection is exercised in 1-bit units.

## **User Option Table**


Option name	Option to be applied on	Flash-ROM version	Option selected in units of	Option selection
Port output type			4.1.1	CMOS
	P00 to P07	0	1 bit	Nch-open drain
		_		CMOS
	P10 to P17	0	1 bit	Nch-open drain
	P20 to P27 P30 to P36	_		CMOS
		0	1 bit	Nch-open drain
		0		CMOS
			1 bit	Nch-open drain
Program start		0		00000h
Program start address	-		-	07E00h
Low-voltage		_		Enable: Use
detection reset	Detect function	0	-	Disable: Not Used
function	Detect level	0	-	7-level
Power-on reset function	Power-On reset level	0	-	8-level

Note: To reduce V<sub>DD</sub> signal noise and to increase the duration of the backup battery supply, V<sub>SS</sub>1, V<sub>SS</sub>2, and V<sub>SS</sub>3 should connect to each other and they should also be grounded.

Example 1: During backup in hold mode, port output 'H' level is supplied from the back-up capacitor.



Example 2: During backup in hold mode, output is not held high and its value in unsettled.



Absolute Maximum Ratings a	t Ta = $25^{\circ}$ C. Vss1	$= V_{SS2} = V_{SS3} = 0V$
	$\sim - \sim \sim$	

	Parameter	Symbol	Pin/Remarks	Pin/Remarks Conditions		,	Spec	ification	
	rarameter	Symbol	F III/REIIIdIKS	CONULIONS	V <sub>DD</sub> [V]	min	typ	max	uni
	ximum supply tage	V <sub>DD</sub> max	V <sub>DD</sub> 1, V <sub>DD</sub> 2, V <sub>DD</sub> 3	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3		-0.3		+6.5	
Input voltage		VI	XT1, CF1			-0.3		V <sub>DD</sub> +0.3	v
	ut/output tage	VIO	Ports 0, 1, 2, 3, Port 7, PWM0, PWM1, XT2, CF2			-0.3		V <sub>DD</sub> +0.3	v
	Peak output current	IOPH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-10			
		IOPH(2)	PWM0, PWM1			-20			
		IOPH(3)	P71 to P73	Per 1 applicable pin		-5			
rent	Mean output current	IOMH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-7.5			
<li>4) t cur</li>	(Note 1-1)	IOMH(2)	PWM0, PWM1			-15			
utpu		IOMH(3)	P71 to P73	Per 1 applicable pin		-3			
High level output current	Total output	ΣIOAH(1)	P71 to P73	Total of all applicable pins		-10			
h lev	current	ΣIOAH(2)	Port 0	Total of all applicable pins		-25			
Hig		ΣIOAH(3)	Port 1, PWM0, PWM1	Total of all applicable pins		-25			
		ΣIOAH(4)	Ports 0, 1,PWM0, PWM1	Total of all applicable pins		-45			
		ΣIOAH(5)	Ports 2, P35, P36	Total of all applicable pins		-25			
		ΣIOAH(6)	P30 to P34	Total of all applicable pins		-25			
		ΣIOAH(7)	Pots 2, 3	Total of all applicable pins		-45			
	Peak output current Mean output current (Note 1-1)	IOPL(1)	P02 to P07, Ports 1, 2, 3, PWM0, PWM1	Per 1 applicable pin				20	m/
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Port 7, XT2, CF2	Per 1 applicable pin				10	1
Low level output current		IOML(1)	P02 to P07, Ports 1, 2, 3, PWM0, PWM1	Per 1 applicable pin				15	
tput		IOML(2)	P00, P01	Per 1 applicable pin				20	
el out		IOML(3)	Port 7, XT2, CF2	Per 1 applicable pin				7.5	
leve	Total output	ΣIOAL(1)	Port 7, XT2, CF2	Total of all applicable pins				15	
Low	current	ΣIOAL(2)	Port 0	Total of all applicable pins				45	
		ΣIOAL(3)	Port 1, PWM0, PWM1	Total of all applicable pins				45	
		ΣIOAL(4)	Port 0, 1, PWM0, PWM1	Total of all applicable pins				80	
		ΣIOAL(5)	Ports 2, P35, P36	Total of all applicable pins				45	
		ΣIOAL(6)	P30 to P34	Total of all applicable pins				45	
		ΣIOAL(7)	Ports 2, 3	Total of all applicable pins				60	
Power dissipation		Pd max(1)	SQFP48 (7×7)	Ta=-40 to +85°C Package only				139	
		Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				356	
		Pd max(3)	QIP48E (14×14)	Ta=-40 to +85°C Package only				281	۳۷
	Pd max(4)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				489		
	erating ambient	Topr				-40		+85	
ten									°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Deveryor	O: mails all	Dia (Derroenter	Qualities			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	0.245μs≤tCYC≤200μs		2.7		5.5	
supply voltage	V <sub>DD</sub> (2)		0.294µs≤tCYC≤200µs		2.2		5.5	
(Note 2-1)	V <sub>DD</sub> (3)		0.735µs≤tCYC≤200µs		1.8		5.5	
Memory sustaining supply voltage	VHD	V <sub>DD</sub> 1=V <sub>DD</sub> 2=V <sub>DD</sub> 3	RAM and register contents sustained in HOLD mode.		1.6		5.5	
High level input voltage	V <sub>IH</sub> (1)	Ports 1, 2, 3, P71 to P73 P70 port input/ interrupt side PWM0, PWM1		1.8 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (2)	Port 0		1.8 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	Port 70 watchdog timer side		1.8 to 5.5	0.9V <sub>DD</sub>		V <sub>DD</sub>	v
	V <sub>IH</sub> (4)	XT1, XT2, CF1, CF2, RES		1.8 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
Low level input voltage	V <sub>IL</sub> (1)	Ports 1, 2, 3, P71 to P73		4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
		P70 port input/ interrupt side PWM0, PWM1		1.8 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	
	∨ <sub>IL</sub> (2)	Port 0		4.0 to 5.5	V <sub>SS</sub>		0.15V <sub>DD</sub> +0.4	
				1.8 to 4.0	VSS		0.2V <sub>DD</sub>	
	V <sub>IL</sub> (3)	Port 70 watchdog timer side		1.8 to 5.5	VSS		0.8V <sub>DD</sub> -1.0	
	∨ <sub>IL</sub> (4)	XT1, XT2, CF1, CF2, RES		1.8 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Instruction	tCYC			2.7 to 5.5	0.245		200	
cycle time	(Note 2-2)			2.2 to 5.5	0.294		200	μs
(Note 2-1)				1.8 to 5.5	0.735		200	
External	FEXCF	CF1	CF2 pin open	2.7 to 5.5	0.1		12	
system clock frequency			<ul> <li>System clock frequency division ratio=1/1</li> <li>External system clock duty= 50±5%</li> </ul>	1.8 to 5.5	0.1		4	
			CF2 pin open	3.0 to 5.5	0.2		24.4	MHz
			<ul> <li>System clock frequency division ratio=1/2</li> <li>External system clock duty= 50±5%</li> </ul>	2.0 to 5.5	0.2		8	
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	2.7 to 5.5		12		
range (Note 2-3)	FmCF(2)	CF1, CF2	10MHz ceramic oscillation See Fig. 1.	2.2 to 5.5		10		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation. CF oscillation normal amplifier size selected. See Fig. 1. CFLAMP=0)	1.8 to 5.5		4		MHz
			4MHz ceramic oscillation. CF oscillation low amplifier size selected. (CFLAMP=1) See Fig. 1.	2.2 to 5.5		4		

## Allowable Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 2.2V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

	0	D: /D			Sp			
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Oscillation frequency range	FmMRC(1)		Frequency variable RC oscillation. 1/2 frequency division ratio. (RCCTD=0) (Note 2-4)	2.4 to 5.5	7.44	8.0	8.56	
(Note 2-3)	FmMRC(2)		Frequency variable RC oscillation. 1/2 frequency division ratio. (RCCTD=0) Ta=-10 to +50°C (Note 2-4)	2.4 to 5.5	2.4 to 5.5 7.6 8.0		8.4	MHz
	FmRC		Internal Medium-speed RC oscillation	1.8 to 5.5	0.5	1.0	2.0	
	FmSRC		Internal Low-speed RC oscillation	1.8 to 5.5	50	100	200	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 3.	1.8 to 5.5		32.768		kHz
Frequency variable RC oscillation usable range	OpVMRC		Frequency variable RC oscillation. 1/2 frequency division ratio. (RCCTD=0)	2.4 to 5.5	6	8	10	MHz
Frequency	VmADJ(1)		Each step of VMRCHBn	2.4 to 5.5	3.6	7.0	11	
variable RC	VmADJ(2)		Each step of VMFCHBn	2.4 to 5.5	0.7	1.5	2.3	%
adjustment range	VmADJ(3)		Each step of VMDCHn	2.4 to 5.5	0.2	0.5	1.1	

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-4: When switching the system clock, allow an oscillation stabilization time of 100µs or longer after the multifrequency RC oscillator circuit transmits from the "oscillation stopped" to "oscillation enabled" state.

Deveryor	Oursels at	Die (Derseerlie	Que d'itie est			Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, 3 Ports 7 RES PWM0, PWM1	Output disabled Pull-up resistor off VIN <sup>=V</sup> DD (Including output Tr's off leakage current)	1.8 to 5.5			1	
	I <sub>IH</sub> (2)	XT1, XT2, CF2	Input port selected VIN=VDD	1.8 to 5.5			1	
	I <sub>IH</sub> (3)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	1.8 to 5.5			15	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, 3 Port 7 RES PWM0, PWM1	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1			μA
	I <sub>IL</sub> (2)	XT1, XT2, CF2	Input port selected	1.8 to 5.5	-1			
	I <sub>IL</sub> (3)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	1.8 to 5.5	-15			
High level	V <sub>OH</sub> (1)	Ports 0, 1, 2, 3,	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			
output voltage	V <sub>OH</sub> (2)	P71 to P73	I <sub>OH</sub> =-0.35mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
-	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.15mA	1.8 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (4)	PWM0, PWM1,	I <sub>OH</sub> =-6mA	4.5 to 5.5	V <sub>DD</sub> -1			
	V <sub>OH</sub> (5)	P05(System clock output function	I <sub>OH</sub> =-1.4mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (6)	used)	I <sub>OH</sub> =-0.8mA	1.8 to 5.5	V <sub>DD</sub> -0.4			v
Low level	V <sub>OL</sub> (1)	Ports 0, 1, 2, 3,	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	Ī
output voltage	V <sub>OL</sub> (2)	PWM0, PWM1,	I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4	1
	V <sub>OL</sub> (3)		I <sub>OL</sub> =0.8mA	1.8 to 5.5			0.4	
	V <sub>OL</sub> (4)	P00, P01	I <sub>OL</sub> =25mA	4.5 to 5.5			1.5	
	V <sub>OL</sub> (5)		I <sub>OL</sub> =4mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (6)		I <sub>OL</sub> =2mA	1.8 to 5.5			0.4	1
	V <sub>OL</sub> (7)	Port 7, XT2, CF2	I <sub>OL</sub> =1.4mA	2.7 to 5.5			0.4	1
	V <sub>OL</sub> (8)		I <sub>OL</sub> =0.8mA	1.8 to 5.5			0.4	1
Pull-up	Rpu(1)	Ports 0, 1, 2, 3	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80	
resistance	Rpu(2)	Port 7	When Port 0 selected low-impedance pull-up.	1.8 to 4.5	18	50	230	kΩ
	Rpu(3)	Port 0	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected High-impedance pull-up.	1.8 to 5.5	100	210	400	K22
Hysteresis voltage	VHYS(1)	Ports 1, 2, 3, 7, RES, XT2		2.7 to 5.5		0.1 V <sub>DD</sub>		v
	VHYS(2)			1.8 to 2.7		0.07 V <sub>DD</sub>		v
Pin capacitance	CP	All pins	For pins other than that under test: V <sub>IN</sub> =V <sub>SS</sub> , f=1MHz, Ta=25°C	1.8 to 5.5		10		pF

## **Electrical Characteristics** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

## Serial Input/Output Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$ 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

		D	Querra ha a l	Pin/Remarks	Conditions			Speci	fication	
	F	Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(1)			1.8 to 5.5	1			tCYC
Serial clock	dul	High level pulse width	tSCKH(1)				1			
erial	k	Frequency	tSCK(2)	SCK0(P12)	<ul> <li>CMOS output selected</li> </ul>		4/3			
S	Output clock	Low level pulse width	tSCKL(2)		• See Fig. 6	1.8 to 5.5		1/2		tSCK
	Outl	High level pulse width	tSCKH(2)					1/2		ISCK
nput	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	<ul> <li>Must be specified with respect to rising edge of</li> </ul>		0.05			
Serial input	Da	ta hold time	thDI(1)		SIOCLK. • See Fig. 6.	1.8 to 5.5	0.05			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-2)				(1/3)tCYC +0.08	μs
Serial output	Inpu		tdD0(2)		Synchronous 8-bit mode (Note 4-1-2)	1.8 to 5.5			1tCYC +0.08	
Serial	Output clock		tdD0(3)		(Note 4-1-2)	1.0 10 0.0			(1/3)tCYC +0.08	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

#### 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		Parameter	Querra ha a l	Pin/Remarks	Conditions			Specif	ication	
		Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(3)	SCK1(P15)	• See Fig. 6.		2			
	Input clock	Low level pulse width	tSCKL(3)			1.8 to 5.5	1			101/0
Serial clock	Inp	High level pulse width	tSCKH(3)				1			tCYC
erial	×	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected		2			
ŭ	out clock	Low level pulse width	tSCKL(4)		• See Fig. 6.	1.8 to 5.5		1/2		1001
	Output	High level pulse width	tSCKH(4)					1/2		tSCK
Iput	Da	ata setup time	tsDI(2)	SB1(P14), SI1(P14)	Must be specified with     respect to rising edge of		0.05			
Serial input	Da	ata hold time	thDI(2)		SIOCLK. • See Fig. 6.	1.8 to 5.5	0.05			
Serial output	Oı	utput delay time	tdD0(4)	SO1(P13), SB1(P14)	<ul> <li>Must be specified with respect to falling edge of SIOCLK.</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See Fig. 6.</li> </ul>	1.8 to 5.5			(1/3)tCYC +0.08	μs

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

## **Pulse Input Conditions** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Demonster	Ourseland	Dia /De as e alve	Que dition -			Specif	fication	
Parameter	Symbol	Pin/Remarks	Conditions	VDD[V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23)	<ul> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 or 1 are enabled.</li> </ul>	1.8 to 5.5	1			
	tPIH(2) tPIL(2)	INT5(P24 to P27) INT3(P73) when noise filter time constant is 1/1	<ul> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	1.8 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	<ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 are enabled.</li></ul>	1.8 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	<ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 are enabled.</li></ul>	1.8 to 5.5	256			
	tPIL(5)	RES	<ul> <li>Resetting is enabled.</li> </ul>	1.8 to 5.5	200			μs

## AD Converter Characteristics at $V_{SS}\mathbf{1}=V_{SS}\mathbf{2}=V_{SS}\mathbf{3}=\mathbf{0}V$

## <12bits AD Converter Mode at Ta = -40 to $+85^{\circ}C$ >

<b>D</b>					Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	Ν	AN0(P00) to		2.4 to 5.5		12		bit
Absolute	ET	AN7(P07)	(Note 6-1)	3.0 to 5.5			±16	
accuracy		AN8(P70) AN9(P71)	(Note 6-1)	2.4 to 3.6			±20	LSB
Conversion	TCAD	AN10(XT1)	See Conversion time calculation	4.0 to 5.5	32		115	
time		AN11(XT2)	formulas. (Note 6-2)	3.0 to 5.5	64		115	μs
		AN12(CF1)	• See Conversion time calculation formulas. (Note 6-2)	2.4 to 3.6	410		425	μσ
Analog input voltage range	VAIN			2.4 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port	IAINH(1)	analog channel	VAIN=V <sub>DD</sub>	2.4 to 5.5			1	
nput current	IAINL(1)	except AN12	VAIN=V <sub>SS</sub>	2.4 to 5.5	-1			
	IAINH(2)	AN12	VAIN=V <sub>DD</sub>	2.4 to 5.5			15	μA
	IAINL(2)		VAIN=V <sub>SS</sub>	2.4 to 5.5	-15			

Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

## <8bits AD Converter Mode at Ta = -40 to +85°C>

Devenueter	Question	Dire (Die erste erster	Conditions			Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	Ν	AN0(P00) to		2.4 to 5.5		8		bit
Absolute accuracy	ET	AN7(P07) AN8(P70)	(Note 6-1)	2.4 to 5.5			±1.5	LSB
Conversion	TCAD	AN9(P71)	See Conversion time calculation	4.0 to 5.5	20		90	
time		AN10(XT1) AN11(XT2)	formulas. (Note 6-2)	3.0 to 5.5	40		90	μs
		AN11(X12) AN12(CF1) AN13(CF2)	See Conversion time calculation formulas. (Note 6-2)	2.4 to 3.6	250		265	μο
Analog input voltage range	VAIN	7.1110(012)		2.4 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port	IAINH(1)	analog channel	VAIN=V <sub>DD</sub>	2.4 to 5.5			1	
input current	IAINL(1)	except AN12	VAIN=V <sub>SS</sub>	2.4 to 5.5	-1			
	IAINH(2)	AN12	VAIN=V <sub>DD</sub>	2.4 to 5.5			15	μA
	IAINL(2)	]	VAIN=V <sub>SS</sub>	2.4 to 5.5	-15			

Conversion time calculation formulas:

12bits AD Converter Mode: TCAD(Conversion time)=  $((52/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode: TCAD(Conversion time)= $((32/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 

External oscillation	Operating supply voltage range	System division ratio	Cycle time (tCYC)	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(V <sub>DD</sub> )	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
	4.0V to 5.5V	1/1	250ns	1/8	34.8μs	21.5µs	
CF-12MHz	3.0V to 5.5V	1/1	250ns	1/16	69.5µs	42.8µs	
	4.0V to 5.5V	1/1	300ns	1/8	41.8μs	25.8µs	
CF-10MHz	3.0V to 5.5V	1/1	300ns	1/16	83.4µs	51.4µs	
	3.0V to 5.5V	1/1	750ns	1/8	104.5µs	64.5µs	
CF-4MHz	2.4V to 3.6V	1/1	750ns	1/32	416.5µs	256.5µs	

Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

## Power-on reset (POR) Characteristics at Ta = -40 to $+85^{\circ}C$ , $V_{SS1} = V_{SS2} = V_{SS3} = 0V$

						Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
POR release	PORRL		Select from option.	1.67V	1.55	1.67	1.79	
voltage			(Note 7-1)	1.97V	1.85	1.97	2.09	
				2.07V	1.95	2.07	2.19	
				2.37V	2.25	2.37	2.49	
				2.57V	2.45	2.57	2.69	v
				2.87V	2.75	2.87	2.99	v
				3.86V	3.73	3.86	3.99	
				4.35V	4.21	4.35	4.49	
Detection voltage unknown state	POUKS		• See Fig. 8. (Note 7-2)			0.7	0.95	
Power supply rise time	PORIS		Power supply rise time from 0V to 1.6V.				100	ms

Note7-1: The POR release level can be selected out of 8 levels only when the LVD reset function is disabled. Note7-2: POR is in an unknown state before transistors start operation.

## Low voltage detection reset (LVD) Characteristics at Ta = -40 to $+85^{\circ}C$ , $V_{SS}1=V_{SS}2=V_{SS}3=0V$

						Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset	LVDET		Select from option.	1.91V	1.81	1.91	2.01	
Voltage			(Note 8-1)	2.01V	1.91	2.01	2.11	
(Note 8-2)			(Note 8-3)	2.31V	2.21	2.31	2.41	
			• See Fig. 9.	2.51V	2.41	2.51	2.61	V
				2.81V	2.71	2.81	2.91	
				3.79V	3.69	3.79	3.89	
				4.28V	4.18	4.28	4.38	
LVD hysteresis	LVHYS			1.91V		55		
width				2.01V		55		
				2.31V		55		
				2.51V		55		mV
				2.81V		60		
				3.79V		65		
				4.28V		65		
Detection voltage unknown state	LVUKS		• See Fig. 9. (Note 8-4)			0.7	0.95	V
Low voltage detection minimum width (Reply sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 10.		0.2			ms

Note8-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note8-4: LVD is in an unknown state before transistors start operation.

## Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/	Conditions			Specification			
Falaillelei	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Normal mode consumption	IDDOP(1)	V <sub>DD</sub> 1 =V <sub>DD</sub> 2	FmCF=12MHz ceramic oscillation mode     System clock set to 12MHz side	2.7 to 5.5		6.6	11.3		
current (Note 9-1) (Note 9-2)		=V <sub>DD</sub> 3	<ul> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		4.0	7.3		
	IDDOP(2)	-	CF1=24MHz external clock					1	
			System clock set to CF1 side     Internal Low speed and Medium speed RC	3.0 to 5.5		8.0	12.7		
			oscillation stopped. <ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	3.0 to 3.6		4.6	7.6		
	IDDOP(3)		<ul> <li>FmCF=10MHz ceramic oscillation mode</li> <li>System clock set to 10MHz side</li> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> </ul>	2.2 to 5.5		5.9	10.5		
			<ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.2 to 3.6		3.6	6.7		
	IDDOP(4)		<ul> <li>FmCF=4MHz ceramic oscillation mode</li> <li>System clock set to 4MHz side</li> <li>Internal Low speed and Medium speed RC</li> </ul>	1.8 to 5.5		2.6	6.1		
			oscillation stopped. <ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	1.8 to 3.6		1.9	3.9	mA	
	IDDOP(5)		<ul> <li>CF oscillation low amplifier size selected. (CFLAMP=1)</li> <li>FmCF=4MHz ceramic oscillation mode</li> <li>System clock set to 4MHz side</li> </ul>	2.2 to 5.5		0.9	2.2		
			<ul> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/4 frequency division ratio</li> </ul>	2.2 to 3.6		0.5	1.1		
	IDDOP(6)		<ul> <li>FsX'tal=32.768kHz Crystal oscillation mode</li> <li>Internal Low speed RC oscillation stopped.</li> <li>System clock set to internal Medium speed RC</li> </ul>	1.8 to 5.5		0.5	1.5		
			oscillation. <ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	1.8 to 3.6		0.3	0.8		
	IDDOP(7)		<ul> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> </ul>	2.7 to 5.5		5.6	10.8		
			<ul> <li>System clock set to 8MHz with Frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		3.8	6.6		
	IDDOP(8)		<ul> <li>External FsX'tal and FmCF oscillation stopped.</li> <li>System clock set to internal Low speed RC oscillation.</li> </ul>	1.8 to 5.5		70	173		
			<ul> <li>Internal Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	1.8 to 3.6		47	106		
	IDDOP(9)		External FsX'tal and FmCF oscillation stopped.     System clock set to internal Low speed RC	5.0		70	145	μA	
			<ul> <li>oscillation.</li> <li>Internal Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> </ul>	3.3		47	86		
			<ul> <li>1/1 frequency variable to oscillation stopped.</li> <li>1/1 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	2.5		35	65		

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified

Continued on next page.

Continued from p	receding page.				[			
Parameter	Symbol	Pin/ Remarks	Conditions	$\lambda = 0$	min	Specific		unit
Normal mode consumption current	IDDOP(10)	V <sub>DD</sub> 1	<ul> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>System clock set to 32.768kHz side</li> <li>Internal Low speed and Medium speed RC</li> </ul>	V <sub>DD</sub> [V] 1.8 to 5.5	min	typ 27	max 120	unit
(Note 9-1) (Note 9-2)			oscillation stopped. <ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	1.8 to 3.6		13	59	
	IDDOP(11)		FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side	5.0		27	84	μA
			<ul> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> </ul>	3.3		13	33	
			• 1/2 frequency division ratio • Ta=-10 to +50°C	2.5		8.1	22	
HALT mode consumption current (Note 9-1)	IDDHALT(1)	V <sub>DD</sub> 1	HALT mode     FmCF=12MHz ceramic oscillation mode     System clock set to 12MHz side     Internal Low speed and Medium speed RC	2.7 to 5.5		2.6	4.7	
(Note 9-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.7 to 3.6		1.4	2.5	
	IDDHALT(2)		<ul> <li>HALT mode</li> <li>CF1=24MHz external clock</li> <li>System clock set to CF1 side</li> <li>Internal Low speed and Medium speed RC</li> </ul>	3.0 to 5.5		4.0	6.9	
			<ul> <li>Internal Low speed and Mediatin speed KG oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	3.0 to 3.6		2.0	3.4	
	IDDHALT(3)		HALT mode     FmCF=10MHz ceramic oscillation mode     System clock set to 10MHz side	2.2 to 5.5		2.2	4.4	
			<ul> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	2.2 to 3.6		1.2	2.3	
	IDDHALT(4)		HALT mode     FmCF=4MHz ceramic oscillation mode     System clock set to 4MHz side     Internal Low speed and Medium speed RC	1.8 to 5.5		1.2	3.0	mA
			<ul> <li>oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> </ul>	1.8 to 3.6		0.6	1.4	
	IDDHALT(5)		<ul> <li>HALT mode</li> <li>CF oscillation low amplifier size selected. (CFLAMP=1)</li> <li>FmCF=4MHz ceramic oscillation mode</li> <li>System clock set to 4 MHz side</li> </ul>	2.2 to 5.5		0.6	1.5	
			<ul> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/4 frequency division ratio</li> </ul>	2.2 to 3.6		0.3	0.7	
	IDDHALT(6)		<ul> <li>HALT mode</li> <li>FsX'tal=32.768 kHz crystal oscillation mode</li> <li>Internal Low speed RC oscillation stopped.</li> <li>System clock set to internal Medium speed RC</li> </ul>	1.8 to 5.5		0.3	0.9	
			System clock set to internal inter	1.8 to 3.6		0.2	0.5	

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified

Continued on next page.

Parameter	Symbol	mbol Pin/ Conditions					Specification					
i arameter	Gymbol	remarks		V <sub>DD</sub> [V]	min.	typ.	max.	unit				
HALT mode consumption current (Note 9-1)	IDDHALT(7)	V <sub>DD</sub> 1	<ul> <li>HALT mode</li> <li>FsX'tal=32.768kHz crystal oscillation mode</li> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> </ul>	2.7 to 5.5		2.5	5.0					
(Note 9-2)			<ul> <li>System clock set to 8MHz with Frequency variable RC oscillation</li> <li>1/1 frequency division ratio</li> </ul>	2.7 to 3.6		1.4	2.6					
	IDDHALT(8)		HALT mode     External FsX'tal and FmCF oscillation stopped.     System clock set to internal Low speed RC     set to internal Low speed RC	1.8 to 5.5		26	91					
			oscillation. • Internal Medium speed RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		15	48					
	IDDHALT(9)		HALT mode     External FsX'tal and FmCF oscillation stopped.	5.0		26	52					
			<ul> <li>System clock set to internal Low speed RC oscillation.</li> <li>Internal Medium speed RC oscillation stopped.</li> </ul>	3.3		15	26	μA				
			<ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/1 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	2.5		10	18					
	IDDHALT(10)		HALT mode     FsX'tal=32.768 kHz crystal oscillation mode     System clock set to 32.768kHz side     Istemal Law aread and Modium aread PC	1.8 to 5.5		16	96					
			<ul> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> </ul>	1.8 to 3.6		6.2	43					
	IDDHALT(11)		HALT mode     FsX'tal=32.768kHz crystal oscillation mode	5.0		16	56					
			<ul> <li>System clock set to 32.768kHz side</li> <li>Internal Low speed and Medium speed RC oscillation stopped.</li> </ul>	3.3		6.2	18					
			<ul> <li>Frequency variable RC oscillation stopped.</li> <li>1/2 frequency division ratio</li> <li>Ta=-10 to +50°C</li> </ul>	2.5		3.4	11					
HOLD mode	IDDHOLD(1)	V <sub>DD</sub> 1	HOLD mode	1.8 to 5.5		0.04	30					
consumption			• CF1=V <sub>DD</sub> or open	1.8 to 3.6		0.02	14	ł				
current (Note 9-1)	IDDHOLD(2)		(External clock mode) HOLD mode	5.0		0.04	2.8					
(Note 9-2)			• CF1=V <sub>DD</sub> or open					$\frac{1}{2}$				
			(External clock mode) • Ta=-10 to +50°C	3.3		0.02	1.2	$\frac{1}{2}$				
	IDDHOLD(3)	-	HOLD mode	2.5		0.015	0.9					
			• CF1=V <sub>DD</sub> or open (External clock mode)	1.8 to 5.5		2.9 2.2	35 18					
	IDDHOLD(4)		LVD option selected     HOLD mode	5.0		2.9	7.2	μA				
			• CF1=V <sub>DD</sub> or open					+				
			(External clock mode) • Ta=-10 to +50°C	3.3		2.2	4.1	+				
			LVD option selected	2.5		1.9	3.4	ļ				
Timer HOLD	IDDHOLD(5)	V <sub>DD</sub> 1	Timer HOLD mode	1.8 to 5.5		14	89	ļ				
mode consumption		$\left\{ \right.$	FsX'tal=32.768kHz crystal oscillation mode	1.8 to 3.6		4.8	38					
current	IDDHOLD(6)		Timer HOLD mode • FsX'tal=32.768kHz crystal oscillation mode	5.0		14	40	$\frac{1}{2}$				
(Note 9-1)			• Ta=-10 to +50°C	3.3		4.8	15	ł				

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified

<b>F-ROM Programming Characteristics</b> at $Ta = -10^{\circ}C$ to $+55^{\circ}$	°C,	VSS1 = V	$V_{SS2} = V$	$V_{SS}3 = 0V$
----------------------------------------------------------------------------------	-----	----------	---------------	----------------


Parameter	Symbol Pin/Remarks		Que d'éleme		Specification				
			Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard programming current	IDDFW(1)	V <sub>DD</sub> 1	Only current of the Flash block.	2.2 to 5.5		5	10	mA	
Programming	tFW(1)		Erasing time	0.045.5.5		20	30	ms	
time	tFW(2)		Programming time	2.2 to 5.5		40	60	μs	

## **UART (Full Duplex) Operating Conditions** at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


Parameter	Grandensk	Dia (Deservatur	Quaditiana			Specification		
	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Transfer rate	UBR	UTX(P20),			16/3		0400/0	tCYC
		URX(P21)		1.8 to 5.5	16/3		8192/3	IC Y C
Data length:	7, 8, and 9 bit	s (LSB first)						

Stop bits:1 bit (2-bit in continuous data transmission)Parity bits:None

#### Example of Continuous 8-bit Data Transmission Mode Processing (first transmit data=55H)



#### Example of Continuous 8-bit Data Reception Mode Processing (first receive data=55H)



## **Characteristics of a Sample Main System Clock Oscillation Circuit**

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Nominal Vendor	Vendor		Circuit Constant				Operating	Oscillation Stabilization Time															
Frequency	Frequency Name	Oscillator Name	C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]	Voltage Range [V]	typ [ms]	max [ms]	Remarks													
12MHz		CSTCE12M0G52-R0	(10)	(10)	Open	680	2.7 to 5.5	0.1	0.5														
			CSTCE10M0G52-R0	(10)	(10)	Open	680	2.2 to 5.5	0.1	0.5													
10MHz		CSTLS10M0G53-B0	(15)	(15)	Open	680	2.2 to 5.5	0.1	0.5														
OMU-															CSTCE8M00G52-R0	(10)	(10)	Open	1.0k	2.2 to 5.5	0.1	0.5	
8MHz	MURATA	CSTLS8M00G53-B0	(15)	(15)	Open	1.0k	2.2 to 5.5	0.1	0.5	Internal C1,C2													
CMU -		CSTCR6M00G53-R0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.1	0.5	01,02													
6MHz		CSTLS6M00G53-B0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.1	0.5														
4MHz		CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.2	0.6														
			CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.2	0.6													

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator • CF oscillation normal amplifier size selected (CFLAMP=0)

#### • CF oscillation low amplifier size selected (CFLAMP=1)

	Nominal Vendor Frequency Name	Vendor	Vendor Circuit Constant		Operating	Oscillation Stabilization Time						
		Name Oscillator Name		C2 [pF]	Rf1 [Ω]	Rd1 [Ω]	Voltage Range [V]	typ [ms]	max [ms]	Remarks		
			CSTCR4M00G53-R0	(15)	(15)	Open	1.0k	1.9 to 5.5	0.2	0.6	Internal	
	4MHz	MURATA	MURATA CSTLS4M00G53-B0		(15)	(15)	Open	1.0k	1.9 to 5.5	0.2	0.6	C1,C2

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after  $V_{DD}$  goes above the operating voltage lower limit (see Figure 4).

## **Characteristics of a Sample Subsystem Clock Oscillator Circuit**

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Su	ubsystem Clock Oscillator	Circuit with a Crystal Oscillator
		encare when a erystar obtinator

Nominal				Circuit (	Constant		Operating Voltage	Oscilla Stabilizatio		
Frequency	Vendor Name	Oscillator Name	C3	C4	Rf2	Rd2	Range	typ	max	Remarks
			[pF]	[pF]	[Ω]	[Ω]	[V]	[s]	[s]	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	Open	330k	1.8 to.5.5	1.4	4.0	Applicable CL value= 7.0pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 CF Oscillator Circuit




Figure 2 XT Oscillator Circuit






Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time Note: External oscillation circuit is selected.

Figure 4 Oscillation Stabilization Times



Note:

External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.






Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor R<sub>RES</sub> only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the  $V_{SS}$  level as shown in (b) and power is turned on again after this condition continues for 100 $\mu$ s or longer.




Figure 9 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R<sub>RES</sub> only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 10 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affimative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

CY8C20524-12PVXIT\_MB95F012KPFT-G-SNE2\_MB95F013KPMC-G-SNE2\_MB95F263KPF-G-SNE2\_MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2\_MB95F478KPMC2-G-SNE2\_MB95F564KPF-G-SNE2\_MB95F636KWQN-G-SNE1\_MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2\_MB95F698KPMC-G-SNE2\_MB95F818KPMC1-G-SNE2\_901015X\_CY8C3MFIDOCK-125\_403708R MB95F354EPF-G-SNE2\_MB95F564KWQN-G-SNE1\_MB95F636KP-G-SH-SNE2\_MB95F694KPMC-G-SNE2\_MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2\_LC87F0G08AUJA-AH\_CP8361BT\_CG8421AF\_MB95F202KPF-G-SNE2\_DF36014FPV\_5962-8768407MUA MB95F318EPMC-G-SNE2\_MB94F601APMC1-GSE1\_MB95F656EPF-G-SNE2\_LC78615E-01US-H\_LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1\_73S1210F-68M/F/PJ\_MB89F538-101PMC-GE1\_LC87F7DC8AVU-QIP-H\_MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1\_LC87FBK08AU-SSOP-H\_LC87F2C64AU-QFP-H\_MB95F636KNWQN-G-118-SNE1\_MB95F136NBSTPFV-GS-N2E1\_LC87F5NC8AVU-QIP-E\_CY8C20324-12LQXIT\_LC87F76C8AU-TQFP-E\_CG8581AA\_LC87F2G08AU-SSOP-E\_CP8085AT\_ATTINY3224-SSU