ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

LC87F5VP6A


8-bit Microcontroller 256K-byte Flash ROM / 10240-byte RAM



www.onsemi.com

Overview

The LC87F5VP6A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 66.6 ns, integrate on a single chip a number of hardware features such as 256K-byte flash ROM (onboard rewritable), 10240-byte RAM, Onchip debugging function, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer / counter (may be divided into 8-bit timers/counters or 8-bit PWMs), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, two synchronous SIO ports (with automatic block transmission / reception capabilities), an asynchronous / synchronous SIO port, two UART ports (full duplex), four 12-bit PWM channels, an 8-bit 15-channel AD converter, a system clock frequency divider, and a 29-source 10-vector interrupt feature.



PQFP100 14x20 / QIP100E

Features

- Flash ROM
 - Capable of on-board-programming with wide range, 2.7 to 5.5 V, of voltage source
 - Block-erase in 512 byte units
 - 262144 × 8 bits

■ RAM

- 10240×9 bits
- Minimum Bus Cycle Time
 - 66.6 ns (15 MHz) $V_{DD} = 3.0 \text{ to } 5.5 \text{ V}$
 - 83.3 ns (12 MHz) $V_{DD} = 2.8 \text{ to } 5.5 \text{ V}$
 - 125 ns (8 MHz) $V_{DD} = 2.5 \text{ to } 5.5 \text{ V}$

Note: Bus cycle time indicates the speed to read ROM.

- Minimum Instruction Cycle Time (tCYC)
 - 200 ns (15 MHz)
 250 ns (12 MHz)
 375 ns (8 MHz)
 VDD = 3.0 to 5.5 V
 VDD = 2.8 to 5.5 V
 VDD = 2.5 to 5.5 V

ORDERING INFORMATION

See detailed ordering and shipping information on page 26 of this data sheet.

^{*} This product is licensed from Silicon Storage Technology, Inc. (USA).

Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1-bit units 64 (P1n, P2n, P3n, P70 to P73, P8n, PAn, PBn, PCn,

S2Pn, PWM0, PWM1, XT2)
Ports whose I/O direction can be designated in 2-bit units 16 (PEn, PFn)

Ports whose I/O direction can be designated in 4-bit units 8 (P0n)

• Normal withstand voltage input port 1 (XT1)

Dedicated oscillator ports
 Reset pins
 2 (<u>CF1</u>, CF2)
 1 (RES)

• Power pins 8 (V_{SS}1 to V_{SS}4, V_{DD}1 to V_{DD}4)

■ Timers

• Timer 0: 16-bit timer/counter with capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) ×2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)

+ 8-bit counter (with two 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)

Mode 3: 16-bit counter (with two 16-bit capture registers)

• Timer 1: 16-bit timer/counter that supports PWM/toggle output

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter(with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler \times 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also from the lower-order 8-bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - 1) The clock is selectable from the subclock (32.768 kHz crystal oscillator), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes.

■ High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 30 MHz (at a main clock of 15 MHz).
- 2) Can generate output real-time.

■ SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- SIO2: 8 bit synchronous serial interface
 - 1) LSB first mode
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 32 bytes)

- OAKI. 2 chamicis
 - Full duplex
 - 7/8/9 bit data bits selectable
 - 1 stop bit (2 bits in continuous transmission mode)
 - Built-in baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)
- AD Converter: 8 bits × 15 channels
- PWM: Multifrequency 12-bit PWM × 4 channels
- Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - 1) Noise filtering function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
 - 2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.
- Watchdog Timer
 - External RC watchdog timer
 - Interrupt and reset signals selectable
- Clock Output Function
 - 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
 - 2) Able to output oscillation clock of sub clock.

■ Interrupts

- 29 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source			
1	00003H	X or L	INT0			
2	0000BH X or L		INT1			
3	00013H	H or L	INT2/T0L/INT4			
4	4 0001BH H or L		INT3/INT5/base timer0/base timer1			
5	00023H	H or L	T0H/INT6			
6	0002BH	H or L	T1L/T1H/INT7			
7	00033H	H or L	SIO0/UART1 receive/UART2 receive			
8	0003BH	H or L	SIO1/SIO2/UART1 transmit/UART2 transmit			
9	00043H	H or L	ADC/T6/T7/PWM4, PWM5			
10	0004BH	H or L	Port 0/T4/T5/PWM0, PWM1			

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- Subroutine Stack Levels: 5120 levels maximum (the stack is allocated in RAM)
- High-speed Multiplication/Division Instructions
 - 16-bits × 8-bits (5 tCYC execution time)
 - 24-bits × 16-bits (12 tCYC execution time)
 - 16-bits ÷ 8-bits (8 tCYC execution time)
 - 24-bits ÷ 16-bits (12 tCYC execution time)
- Oscillation Circuits
 - RC oscillation circuit (internal) : For system clock
 - CF oscillation circuit
 Crystal oscillation circuit
 For system clock, with internal Rf
 For low-speed system clock
 - Multifrequency RC oscillation circuit (internal) : For system clock

- System Clock Divider Function
- Can run on low current.
- The minimum instruction cycle selectable from 200 ns, 400 ns, 800 ns, 1.6 μ s, 3.2 μ s, 6.4 μ s, 12.8 μ s, 25.6 μ s and 51.2 μ s (at a main clock rate of 15 MHz).

■ Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by a system reset or occurrence of interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The CF and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the HOLD mode is entered is retained.
 - 3) There are four ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INTO, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0
 - (4) Having an interrupt source established in the base timer circuit

■ On-chip Debugger Function

• Permits software debugging with the test device installed on the target board.

■ Package Form

• QIP100E(14×20): Pb-Free and Halogen Free type

■ Development Tools

• Evaluation (EVA) chip : LC87EV690

• Emulator : EVA62S + ECB876600D + SUB875C00 + POD100QFP

ICE-B877300 + SUB875C00 + POD100QFP or POD100SQFP-TypeB

• On-chip-debugger : TCB87-TypeB + LC87F5VP6A

■ Programming Boards

Package	Programming boards
QIP100E(14 × 20)	W87F52256Q

■ Flash ROM Programmer


I MON I TO STANMAR									
Maker	Model	Support version(Note)	Device						
Flash Support Group, Inc.	AF9708/09/09B								
(Single)	(including product of Ando Electric Co.,Ltd)								
	AF9723(Main body)								
Flash Support Group, Inc.	(including product of Ando Electric Co.,Ltd)								
(Gang)	AF9833(Unit)								
	(including product of Ando Electric Co.,Ltd)								
ON Coming duster	SKK/SKK Type-B/SKK DBG Type-B	Application Version After 1.04	1 COZEE//DOA						
ON Semiconductor	(SanyoFWS)	Chip Data Version After 2.20	LC87F5VP6A						

Package Dimensions


unit: mm

PQFP100 14x20 / QIP100E

CASE 122BV ISSUE A



SOLDERING FOOTPRINT*



NOTE: The measurements are not to guarantee but for reference only.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code


Y = Year

M = Month


DDD = Additional Traceability Data

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.



QIP100E(14×20) "Pb-Free Type"



Pin Descri	ption										
Pin Name	I/O			Desc	cription				Option		
V _{SS} 1, V _{SS} 2 V _{SS} 3, V _{SS} 4	-	- Power supply pin + Power supply pin							No		
V _{DD} 1, V _{DD} 2 V _{DD} 3, V _{DD} 4	-	+ Power supply p	in						No		
Port 0	I/O	• 8-bit I/O port							Yes		
P00 to P07	1	I/O specifiable in	4-bit units								
		Pull-up resistor	can be turned or	and off in 4-bit	units						
		HOLD release in	nput								
		Port 0 interrupt i	nput								
		• Pin functions	.1		1 - 1 - 1 1 1 2						
		P05: System clo		m clock/subcloc	ck selectable)						
			06: Timer 6 toggle output 07: Timer 7 toggle output								
Port 1	I/O	8-bit I/O port	ggie output						Yes		
P10 to P17	- "	I/O specifiable in	1-bit units						103		
FIOLOFIT		Pull-up resistor of		and off in 1-bit	units						
		Pin functions									
		P10: SIO0 data									
		P11: SIO0 data									
		P12: SIO0 clock I/O									
		P13: SIO1 data output P14: SIO1 data input, bus I/O									
		P15: SIO1 clock									
	P16: Timer 1 PWML output P17: Timer 1 PWMH output, Beeper output										
Port 2	I/O	• 8-bit I/O port	vivii i output, be	eper output					Yes		
P20 to P27	- "	I/O specifiable in	1-bit units						103		
F20 t0 F21		Pull-up resistor (and off in 1-bit	units						
		Other functions									
		P20: INT4 input	HOLD reset inp	ut/timer 1 event	input/timer 0L c	apture input/					
		timer 0H ca	apture input/INT	6 input/timer 0L	capture 1 input						
		P21 to P23: INT	-	eset input/timer	1 event input/tim	er 0L capture in	put/				
			apture input								
		P24: INT5 input			•						
		timer 0H capture input/INT7 input/timer 0H capture 1 input P25 to P27: INT5 input/HOLD reset input/timer 1 event input/timer 0L capture input/									
		timer 0H capture input									
		Interrupt acknow									
		·	Rising	Falling	Rising/	H level	L level				
		INT4	enable	enable	Falling enable	disable	disable				
		INT5	enable	enable	enable	disable	disable				
		INT6	enable	enable	enable	disable	disable				
		INT7	enable	enable	enable	disable	disable				
Port 3	I/O	• 7-bit I/O port							Yes		
P30 to P36	Ī	I/O specifiable in	1-bit units								
		Pull-up resistor (can be turned or	and off in 1-bit	units						
		Pin functions									
		P30: PWM4 out									
		P31: PWM5 out									
		P32: UART1 tra P33: UART1 red									
		P34: UART2 tra									
		P35: UART2 red									

Continued on next page.

Pin Name	I/O	С.		Ontion						
Pin Name Port 7	1/0	• 4-bit I/O port		Des	cription				Option No	
	1/0	I/O specifiable in	1-hit units						NO	
P70 to P73		Pull-up resistor of		on and off in 1-bi	t units					
		Other functions								
		P70: INT0 input/	HOLD release	input/Timer 0L o	apture input/Ou	tput for watchdog	g timer			
		P71: INT1 input/	HOLD release	input/Timer 0H	capture input					
		P72: INT2 input/	P72: INT2 input/HOLD release input/Timer 0 event input/Timer 0L capture input							
		P73: INT3 input	73: INT3 input with noise filter/Timer 0 event input/Timer 0H capture input							
		 Interrupt acknow 	ledge type			T	, , , , , , , , , , , , , , , , , , , ,			
			Rising	Falling	Rising/	H level	L level			
		INT0	enable	enable	disable	enable	enable			
		INT1	enable	enable	disable	enable	enable			
		INT2	enable	enable	enable	disable	disable			
		INT3	enable	enable	enable	disable	disable			
		AD converter input	out port: AN8	(P70), AN9 (P71)						
Port 8	I/O	8-bit I/O port							No	
P80 to P87	1	I/O specifiable in	1-bit units							
		Other functions								
D t		P80 to P87: AD	converter inpu	t port						
Port A	I/O	• 6-bit I/O port	4 64						Yes	
PA0 to PA5	1	I/O specifiable in Pull up resistor of		on and off in 4 Li	tunite					
		Pull-up resistor of Shared pine	an be turned	on and off in 1-bi	units					
		Shared pins AD converter input	t porte: DA2/A	N12) to DAE/AN	15)					
Port B	I/O	AD converter inpu 8-bit I/O port	t ports. PAS(A	IN 12) 10 PAS(AN	13)			+	Yes	
	1//	I/O specifiable in	1-hit units						163	
PB0 to PB7		Pull-up resistor of		on and off in 1-bi	t units					
Port C	I/O	8-bit I/O port	an so tannou	o aa o o.					Yes	
PC0 to PC7	., 0	I/O specifiable in	1-bit units						. 55	
1 00 10 1 07		Pull-up resistor c		on and off in 1-bi	t units					
		Pin functions								
		DBGP0 to DBGF	P2 (PC5 to PC	7): On-chip Debu	ıgger					
Port E	I/O	• 8-bit I/O port							No	
PE0 to PE7		 I/O specifiable in 	2-bit units							
		Pull-up resistor contraction of the pull-up resistor of the pull-up resis	an be turned	on and off in 1-bi	units					
Port F	I/O	• 8-bit I/O port							No	
PF0 to PF7		 I/O specifiable in 								
		Pull-up resistor c	an be turned	on and off in 1-bi	units					
SIO2 Port	I/O	• 4-bit I/O port							No	
SI2P0 to SI2P3		I/O specifiable in								
	1	 Shared functions SI2P0: SIO2 dat 								
		SI2P0: SIO2 dat SI2P1: SIO2 dat		nut/outnut						
		SI2P1: SIO2 dat	-	•						
		SI2P3: SIO2 cloc		-						
PWM0, PWM1	I/O	• PWM0, PWM1 o							No	
-,	1	General-purpose								
RES	I	Reset pin							No	
XT1	ı	Input terminal for	r 32.768kHz X	'tal oscillation					No	
]	Shared functions								
		AN10: AD conve								
		General-purpose								
		Must be connect	ed to V _{DD} 1 if	not to be used.						
XT2	I/O	Output terminal f	or 32.768kHz	X'tal oscillation					No	
	1	Shared functions	s:							
		AN11: AD conve	AN11: AD converter input port							
		General-purpose I/O port								
		Must be set for o	Must be set for oscillation and kept open if not to be used.							
CF1	I	Ceramic resonato	r input pin						No	
CF2	0	Ceramic resonato	r output pin						No	

Port Output Types


The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port	Options Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	N-channel open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P30 to P36	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
PA0 to PA5	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PB0 to PB7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PC0 to PC7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PE0 to PE7	-	No	CMOS	Programmable
PF0 to PF7	-	No	CMOS	Programmable
SI2P0, SI2P2 SI2P3	-	No	CMOS	No
SI2P1	-	No	CMOS (when selected as ordinary port) N-channel open drain (When SIO2 data is selected)	No
PWM0, PWM1	-	No	CMOS	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz quartz oscillator N-channel open drain (when in general-purpose No output mode)	No


Note 1 : Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).

Be sure to electrically short the Vss1, Vss2, Vss3 and Vss4 pins.

(Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0 \text{ V}$ Specification Parameter Symbol Pins/Remarks Conditions unit V_{DD} [V] min typ Maximum Supply V_{DD} max V_{DD}1, V_{DD}2, $V_{DD}1 = V_{DD}2 = V_{DD}3 =$ -0.3 +6.5 voltage V_{DD}3, V_{DD}4 XT1, CF1 Input voltage V_I(1) -0.3 V_{DD}+0.3 Input/Output V_{IO}(1) Ports 0, 1, 2 ٧ Voltage Ports 3, 7, 8 Ports A, B, C, E, F -0.3 V_{DD}+0.3 SI2P0 to SI2P3 PWM0, PWM1,XT2 IOPH(1) Peak output Ports 0, 1, 2, 3 CMOS output select per 1 current Ports A, B, C, E, F -10 application pin SI2P0 to SI2P3 IOPH(2) PWM0, PWM1 Per 1 application pin. -20 IOPH(3) P71 to P73 Per 1 application pin. -5 Average output IOM(1) Ports 0, 1, 2, 3 CMOS output select per 1 current Ports A, B, C, E, F -7.5 application pin (Note1-1) SI2P0 to SI2P3 IOM(2) PWM0, PWM1 Per 1 application pin. -10 High level output current IOM(3) P71 to P73 Per 1 application pin. -3 Total output $\Sigma IOAH(1)$ P71 to P73 Total of all applicable pins -10 current $\Sigma IOAH(2)$ PWM0, PWM1 Total of all applicable pins -25 SI2P0 to SI2P3 $\Sigma IOAH(3)$ Total of all applicable pins Port 0 -25 Total of all applicable pins $\Sigma IOAH(4)$ Port 0 PWM0, PWM1 -45 SI2P0 to SI2P3 $\Sigma IOAH(5)$ Ports 2, 3, B Total of all applicable pins -25 ΣΙΟΑΗ(6) Ports A, C Total of all applicable pins -25 mΑ $\Sigma IOAH(7)$ Ports 2, 3, A, B, C Total of all applicable pins -45 Port F $\Sigma IOAH(8)$ Total of all applicable pins -25 $\Sigma IOAH(9)$ Ports 1, E Total of all applicable pins -25 ΣIOAH(10) Ports 1, E, F Total of all applicable pins -45 Peak output IOPL(1) P02 to P07 Per 1 application pin. current Ports 1, 2, 3 Ports A, B, C, E, F 20 SI2P0 to SI2P3 level output current PWM0, PWM1 IOPL(2) P00, P01 Per 1 application pin. 30 IOPL(3) Ports 7, 8, XT2 Per 1 application pin. 10 Average output IOML(1) P02 to P07 Per 1 application pin. Ports 1, 2, 3 current _ 0 _ (Note1-1) Ports A, B, C, E, F 15 SI2P0 to SI2P3

Note 1-1: Average output current is average of current in 100 ms interval.

IOML(2)

IOML(3)

PWM0, PWM1

Ports 7, 8, XT2

P00, P01

Continued on next page.

20

7.5

Per 1 application pin.

Per 1 application pin.

D	0	Disa/Dassada	O - u disi - u -			Speci	fication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Total output	ΣIOAL(1)	Port 7, XT2	Total of all applicable pins				15	
current	ΣIOAL(2)	Port 8	Total of all applicable pins				15	
	ΣIOAL(3)	Ports 7, 8, XT2	Total of all applicable pins				20	
-	ΣIOAL(4)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				45	
<u> </u>	ΣIOAL(5)	Port 0	Total of all applicable pins				45	
Low level output current	ΣIOAL(6)	Port 0 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins				80	
<u>\@</u>	ΣIOAL(7)	Ports 2, 3, B	Total of all applicable pins				45	
Po	ΣIOAL(8)	Ports A, C	Total of all applicable pins				45	
	ΣIOAL(9)	Ports 2, 3, A, B, C	Total of all applicable pins				80	
	ΣIOAL(10)	Port F	Total of all applicable pins				45	
	ΣIOAL(11)	Ports 1, E	Total of all applicable pins				45	
	ΣIOAL(12)	Ports 1, E, F	Total of all applicable pins				80	
Maximum power	Pd max	QIP100E(14×20)	Ta=-40 to +85°C				320	
dissipation		TQFP100(14x14)					238	mV
Operating ambient temperature	Topr				-40		+85	00
Storage ambient temperature	Tstg				-55		+125	°C

Note 1-1: Average output current is average of current in 100 ms interval.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Recommended Operating Conditions at Ta = -40° C to $+85^{\circ}$ C, $V_{SS1} = V_{SS2} = V_{SS3} = V_{SS4} = 0$ V

	0	D' (D	Q - I'i'			Specif	ication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1 = V _{DD} 2 =	0.196 μs ≤ tCYC ≤ 200 μs		3.0		5.5	
supply voltage		$V_{DD}3 = V_{DD}4$	0.245 μs ≤ tCYC ≤ 200 μs		2.8		5.5	
(Note2-1)			0.367 μs ≤ tCYC ≤ 200 μs		2.5		5.5	
Memory	VHD	V _{DD} 1 = V _{DD} 2 =	RAM and register contents in					
sustaining supply voltage		$V_{DD}3 = V_{DD}4$	HOLD mode.		2.0		5.5	
High level input voltage	V _{IH} (1)	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73 P70 port input/ interrupt side		2.5 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Ports 0, 8 Ports A, B, C, E, F PWM0, PWM1		2.5 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (3)	P70 Watchdog timer side		2.5 to 5.5	0.9V _{DD}		V _{DD}	V
	V _{IH} (4)	XT1, XT2, CF1, RES		2.5 to 5.5	0.75V _{DD}		V_{DD}	
Low level input voltage	V _{IL} (1)	Ports 1, 2, 3 SI2P0 to SI2P3		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
		P71 to P73 P70 port input/ interrupt		2.5 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0, 8 Ports A, B, C, E, F		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
		PWM0, PWM1		2.5 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (5)	Port 70 Watchdog Timer		2.5 to 5.5	Vss		0.8V _{DD} -1.0	
	V _{IL} (6)	XT1, XT2, CF1, RES		2.5 to 5.5	V _{SS}		0.25V _{DD}	
Instruction cycle	tCYC			3.0 to 5.5	0.196		200	
time				2.8 to 5.5	0.245		200	μS
(Note2-2)				2.5 to 5.5	0.367		200	
External system	FEXCF(1)	CF1	CF2 pin open	3.0 to 5.5	0.1		15	
clock frequency			System clock frequency	2.8 to 5.5	0.1		12	
			division rate = 1/1 • External system clock duty = 50 ±5%	2.5 to 5.5	0.1		8	MHz
			CF2 pin open	3.0 to 5.5	0.2		30	
			System clock frequency	2.8 to 5.5	0.2		24	
			division rate = 1/2	2.5 to 5.5	0.2		16	
Oscillation frequency	FmCF(1)	CF1, CF2	15 MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		15		
Range (Note2-3)	FmCF(2)	CF1, CF2	12 MHz ceramic oscillation See Fig. 1.	2.8 to 5.5		12		
	FmCF(3)	CF1, CF2	8 MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		8		MHz
	FmRC		Internal RC oscillation	2.5 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC oscillation source oscillation	2.5 to 5.5		16		
	FsX'tal	XT1, XT2	32.768 kHz crystal oscillation. See Fig. 2.	2.5 to 5.5		32.768		kHz

Note 2-1: $V_{\mbox{DD}}$ must be held greater than or equal to 2.7 V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Electrical Characteristics at Ta = -40 °C to $+85$ °C, $V_{SS}1$:	$= V_{SS}2 = V_{SS}3 = V_{SS}4 = 0 V$
---	---------------------------------------

Danasatas	O. mala al	Dia - /D				Specification typ max u		
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	uni
High level input current	I _{IH(} 1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF VIN=VDD (including the off-leak current of the output Tr.)	2.5 to 5.5			1	
	I _{IH} (2)	XT1, XT2	Using as an input port V _{IN} = V _{DD}	2.5 to 5.5			1	
	I _{IH} (3)	CF1	$V_{IN} = V_{DD}$	2.5 to 5.5			15	,
Low level input current	I _{IL} (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF VIN = VSS (including the off-leak current of the output Tr.)	2.5 to 5.5	-1			· μ <i></i>
	I _{IL} (2)	XT1, XT2	Using as an input port VIN = VSS	2.5 to 5.5	-1			
	I _{IL} (3)	CF1	V _{IN} = V _{SS}	2.5 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2, 3	I _{OH} = -1.0 mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	Ports A, B, C, E, F	I _{OH} = -0.4 mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)	SI2P0 to SI2P	I _{OH} = -0.2 mA	2.5 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	Ports 71, 72, 73	I _{OH} = -0.4 mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (5)		I _{OH} = -0.2 mA	2.5 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	PWM0, PWM1	I _{OH} = −10 mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (7)	P30, P31(PWM4, 5 output mode)	I _{OH} = -1.6 mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (8)		I _{OH} = -1.0 mA	2.5 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2, 3	I _{OL} = 10 mA	4.5 to 5.5			1.5	٧
voltage	V _{OL} (2)	Ports A, B, C, E, F	I _{OL} = 1.6 mA	3.0 to 5.5			0.4	
	V _{OL} (3)	SI2P0 to SI2P3 PWM0, PWM1,	I _{OL} = 1.0 mA	2.5 to 5.5			0.4	
	V _{OL} (4)	P00, P01	I _{OL} = 30 mA	4.5 to 5.5			1.5	
	V _{OL} (5)		$I_{OL} = 5.0 \text{ mA}$	3.0 to 5.5			0.4	
	V _{OL} (6)		I _{OL} = 2.5 mA	2.5 to 5.5			0.4	
	V _{OL} (7)	Ports 7, 8, XT2	I _{OL} = 1.6 mA	3.0 to 5.5			0.4	
	V _{OL} (8)		I _{OL} = 1.0 mA	2.5 to 5.5			0.4	
Pull-up resistation	Rpu(1)	Ports 0, 1, 2, 3	$V_{OH} = 0.9V_{DD}$	4.5 to 5.5	15	35	80	
	Rpu(2)	Port 7		2.5 to 5.5	15	35	120	k۵
Hysteresis voltage	VHYS	Ports A, B, C, E, F RES Ports 1, 2, 7		2.5 to 5.5		0.1V _{DD}		١
Pin capacitance	СР	SI2P0 to SI2P3 All pins	• For pins other than that under test: V _{IN} = V _{SS} • f = 1 MHz • Ta = 25°C	2.5 to 5.5		10		p

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	D	arameter	Symbol	Pins	Conditions	-		Speci	ification	1	
	F.	arameter	Symbol	/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 6.		2				
		Low level pulse width	tSCKL(1)					1			
		High level pulse width	tSCKH(1)				1				
	Input clock		tSCKHA(1a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. See Fig. 6. (Note 4-1-2)	2.5 to 5.5	4			tCYC	
clock	Serial clock		tSCKHA(1b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. See Fig. 6. (Note 4-1-2)		6				
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected. See Fig. 6.		4/3				
		Low level pulse width	tSCKL(2)					1/2			
		High level pulse width	tSCKH(2)					1/2		tSCK	
	Output clock	. Copp indipo	tSCKHA(2a)		Continuous data transmission/reception mode SIO2 is not in use simultaneous. CMOS output selected. See Fig. 6.	2.5 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC		
			tSCKHA(2b)		Continuous data transmission/reception mode SIO2 is in use simultaneous. CMOS output selected. See Fig. 6.		tSCKH(2) +2tCYC		tSCKH(2) +(16/3) tCYC	tCYC	
input	Da	ta setup time	tsDI(1)	SI0(P11), SB0(P11)	Must be specified with respect to rising edge of SIOCLK See fig. 6.		0.03				
Serial input	Da	ta hold time	thDI(1)		555 Ng. 5	2.5 to 5.5	0.03				
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11),	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05		
output	Output clock Input clock		tdD0(2)		Synchronous 8-bit mode. (Note 4-1-3)				1tCYC +0.05	μS	
Serial output			tdD0(3)		• (Note 4-1-3)	2.5 to 5.5			(1/3)tCYC +0.05		

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIOT Serial I/O Characteristics (Note 4-2-1)

	_		Ol	Pins/	Conditions			Spec	ification		
	Р	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
	ж	Frequency	Tsck(3)	SCK1(P15)	• See Fig. 6.		2				
	Input clock	Low level pulse width	tSCKL(3)			2.5 to 5.5	1			.0.40	
Serial clock	u	High level pulse width	tSCKH(3)				1			tCYC	
Serial	Serial Output clock	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected. See Fig. 6.		2				
		Low level pulse width	tSCKL(4)			2.5 to 5.5	1/2			10014	
	Ou	High level pulse width	tSCKH(4)					1/2		tSCK	
input	Da	Data setup time tsDI(2)		SI1(P14), SB1(P14)	Must be specified with respect to rising edge of SIOCLK See fig. 6.		0.03				
Serial	Data hold time		thDI(2)			2.5 to 5.5	0.03				
Serial output	Output delay time		tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.5 to 5.5			(1/3)tCYC +0.05	μѕ	

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

5. 5102 Serial I/O Characteristics (Note 4-3-1)

	De	arameter	Symbol	Pins/	Conditions		Specification				
	Гс	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min.	typ	max.	unit	
		Frequency	tSCK(5)	SCK2 (SI2P2)	• See Fig. 6.		2				
		Low level pulse width	tSCKL(5)				1				
		High level pulse width	tSCKH(5)				1				
	Input clock		tSCKHA(5a)		Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. See Fig. 6. (Note 4-3-2)	2.5 to 5.5	4			tCYC	
Serial clock			tSCKHA(5b)		Continuous data transmission/ reception mode of SIO0 is in use simultaneous. See Fig. 6. (Note 4-3-2)		7				
Serial		Frequency	tSCK(6)	SCK2 (SI2P2),	CMOS output selected. See Fig. 6.		4/3				
	Low level pulse width High level pulse width		tSCKL(6)	SCK2O (SI2P3)				1/2		1001	
			tSCKH(6)					1/2		tSCK	
	Output clock	tSCKHA(6a) • Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. • CMOS output selected. • See Fig. 6.		2.5 to 5.5	tSCKH(6) +(5/3)tCYC		tSCKH(6) +(10/3)tCYC				
			tSCKHA(6b)		Continuous data transmission/ reception mode of SIO0 is in use simultaneous. CMOS output selected. See Fig. 6.		tSCKH(6) +(5/3)tCYC		tSCKH(6) +(19/3)tCYC	tCYC	
input	Data setup time Data hold Time		tsDI(3)	SI2(SI2P1), SB2(SI2P1)	Must be specified with respect to rising edge of SIOCLK See fig. 6.		0.03				
Serial			thDI(3)			2.5 to 5.5	0.03				
Serial output	Output delay time		tdD0(5)	SO2 (SI2P0), SB2(SI2P1)	Must be specified with respect to falling edge of SIOCLK Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.	2.5 to 5.5			(1/3)tCYC +0.05	μs	

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input, a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Tuise input Conditions at 1a = -40°C to +85°C, VSS1 = VSS2 = VSS3 = VSS4 = 0 V

Doromotor Symbol		Direct (Decreased on	Condition -		Specification			
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level	tPIH(1)	INT0(P70),	Interrupt source flag can be set.					
pulse width	tPIL(1)	INT1(P71),	1(P71), • Event inputs for timer 0 or 1 are					
		INT2(P72)	enabled.					
		INT4(P20 to P23),		2.5 to 5.5	1			
		INT5(P24 to P27),						
	INT6(P20)							
		INT7(P24)						tCYC
	tPIH(2)	INT3(P73) when noise filter	Interrupt source flag can be set.	2.5 to 5.5	2			
	tPIL(2)	time constant is 1/1.	Event inputs for timer 0 are enabled.	2.5 (0 5.5	2			
	tPIH(3)	INT3(P73)(The noise rejection	Interrupt source flag can be set.	2.5 to 5.5	64			
	tPIL(3)	clock is selected to 1/32.)	Event inputs for timer 0 are enabled.	2.5 10 5.5	64			
	tPIH(4)	INT3(P73)(The noise rejection	Interrupt source flag can be set.	25 to 55	256			
	tPIL(4) clock is selected to 1/128.)		Event inputs for timer 0 are enabled.	2.5 to 5.5	256			
	tPIL(5)	RES	Reset acceptable.	2.5 to 5.5	200			μS

AD Converter Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0$ V

Parameter Symbol		Dia a /D a sa a alsa	Complition o		Specifi	cation		
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P80) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN7(P87), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2),	AD conversion time = 32×tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	11.74 (tCYC= 0.367 μs)		97.92 (tCYC= 3.06 μs)	
		AN12(PA3), AN13(PA4), AN14(PA5)		3.0 to 5.5	23.53 (tCYC= 0.735 μs)		97.92 (tCYC= 3.06 μs)	_
		AD conversion time = 64×tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	15.68 (tCYC= 0.245 μs)		97.92 (tCYC= 1.53 μs)	μS	
				3.0 to 5.5	23.49 (tCYC= 0.367 μs)		97.92 (tCYC= 1.53 μs)	
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN = V _{DD}	3.0 to 5.5			1	
input current	IAINL		VAIN = V _{SS}	3.0 to 5.5	-1			μА

Note 6-1: The quantization error ($\pm 1/2$ LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0$ V

Parameter	Symbol	Pins/Remarks	Conditions			Specifi	cation	ı
. aramotor	3,111501	orromano	CONTAINON	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current (Note 7-1)	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3 =V _{DD} 4	FmCF = 15 MHz ceramic oscillation mode FmX'tal=32.768 kHz by crystal oscillation mode System clock set to 15 MHz side	4.5 to 5.5		12.3	23.5	
(10.6 1 1)			Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	3.0 to 4.5		7	17.2	
	IDDOP(2)		FmCF = 12 MHz ceramic oscillation mode FmX'tal = 32.768 kHz by crystal oscillation mode System clock set to 12 MHz side	4.5 to 5.5		11.1	22.5	
	IDDOP(3)		Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	2.8 to 4.5		6.3	16.3	
	IDDOP(4)		FmCF = 8 MHz ceramic oscillation mode FmX'tal = 32.768 kHz by crystal oscillation mode System clock set to 8 MHz side	4.5 to 5.5		8.2	17.0	mA
	IDDOP(5)		Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	2.5 to 4.5		4.5	12.0	
	IDDOP(6)		FmCF = 0 Hz (oscillation stopped) FmX'tal = 32.768 kHz by crystal oscillation mode	4.5 to 5.5		1.2	5.5	
	IDDOP(7)		System clock set to internal RC oscillation frequency variable RC oscillation stopped 1/2 frequency division ratio.	2.5 to 4.5		0.68	4.0	
	IDDOP(8)		FmCF = 0 Hz (oscillation stopped) FmX'tal = 32.768 kHz by crystal oscillation mode.	4.5 to 5.5		1.5	6.5	
	IDDOP(9)		System clock set to 1 MHz with frequency variable RC oscillation Internal RC oscillation stopped 1/2 frequency division ratio.	2.5 to 4.5		0.8	5.2	
	IDDOP(10)		FmCF = 0 Hz (oscillation stopped) FmX'tal = 32.768 kHz by crystal oscillation mode. System clock set to 32.768 kHz side.	4.5 to 5.5		47	150	Δ
	IDDOP(11)		Internal RC oscillation stopped frequency variable RC oscillation stopped 1/2 frequency division ratio.	2.5 to 4.5		25	100	μА
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3 =V _{DD} 4	HALT mode FmCF = 15 MHz ceramic oscillation mode FmX'tal = 32.768 kHz by crystal oscillation mode	4.5 to 5.5		5	9.5	
			System clock set to 15 MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	3.0 to 5.5		2.7	5.2	
	IDDHALT(2)		HALT mode FmCF = 12 MHz ceramic oscillation mode FmX'tal = 32.768 kHz by crystal oscillation mode	4.5 to 5.5		3.6	8.5	mA
	IDDHALT(3)		System clock set to 12 MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	2.8 to 5.5		2.1	4.6	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

Continued on next page.

Danamata	O. was basil	Din - /D	Condition -		Specification			
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
HALT mode consumption current (Note 7-1)	IDDHALT(4)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3 =V _{DD} 4	HALT mode FmCF = 8 MHz ceramic oscillation mode FmX'tal = 32.768 kHz by crystal oscillation mode	4.5 to 5.5		1.1	3.2	
	IDDHALT(5)		System clock set to 8 MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	2.5 to 4.5		0.57	1.6	
	• HALT mode • FmCF = 0 Hz (oscillation stopped) • FmX'tal = 32.768 kHz by crystal oscillation mode					0.38	1.1	mA
	IDDHALT(7)		System clock set to internal RC oscillation frequency variable RC oscillation stopped 1/2 frequency division ratio.	2.5 to 4.5		0.19	0.9	111/1
	IDDHALT(8)		HALT mode FmCF = 0 Hz (oscillation stopped) FmX'tal = 32.768 kHz by crystal oscillation mode.	4.5 to 5.5		1.15	4.3	
	IDDHALT(9)		System clock set to 1 MHz with frequency variable RC oscillation Internal RC oscillation stopped 1/2 frequency division ratio.	2.5 to 4.5		0.57	3.1	
	IDDHALT(10)		HALT mode FmCF = 0 Hz (oscillation stopped) FmX'tal = 32.768 kHz by crystal oscillation mode.	4.5 to 5.5		21	100	
	IDDHALT(11)		System clock set to 32.768 kHz side. Internal RC oscillation stopped frequency variable RC oscillation stopped 1/2 frequency division ratio.	2.5 to 4.5		6	90	μА
HOLD mode	IDDHOLD(1)	V _{DD} 1	• HOLD mode	4.5 to 5.5		0.08	40	
consumption current	IDDHOLD(2)		• CF1 = V _{DD} or open (External clock mode)	2.5 to 4.5		0.04	28	
Timer HOLD mode	IDDHOLD(3)		Timer HOLD mode CF1 = V _{DD} or open (External clock mode)	4.5 to 5.5		19	95	
consumption current	IDDHOLD(4)		FmX'tal = 32.768 kHz by crystal oscillation mode	2.5 to 4.5		5	85	

Current mode 2.5 to 4.5 5 85

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

F-ROM Programming Characteristics at Ta = +10°C to +55°C, V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0 V

Danamatan	O. made al	Pins/Remarks	O and distance		Specification			
Parameter	Symbol		Conditions	V _{DD} [V]	min	typ	max	unit
Onboard programming current	IDDFW(1)	V _{DD} 1	Without CPU current	2.7 to 5.5		8	15	mA
Programming	tFW(1)		Erasing	2.7 to 5.5		20	30	ms
time	tFW(2)		programming	2.7 to 5.5		40	60	μS

UARI (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = 0$ V


Danamatan	Comments and	Pins/Remarks	O a maliki a ma		Specification				
Parameter	Symbol		Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR, UBR2	UTX1(P32),							
		RTX1(P33),		25 to 55	16/2		0102/2	tCYC	
		UTX2(P33),		2.5 to 5.5	16/3		8192/3	TOYC	
		RTX2(P34)							

Data length: 7/8/9 bits (LSB first)


Stop bits : 1-bit (2-bit in continuous data transmission)

Parity bits : None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)




Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)



VDD1, VSS1 Terminal Condition

It is necessary to place capacitors between V_{DD}1 and V_{SS}1 as describe below.

- Place capacitors as close to V_{DD}1 and V_{SS}1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- Capacitance of C2 must be more than 0.1µF.
- Use thicker pattern for VDD1 and VSS1.



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal	Vendor	Oscillator Name		Circuit Constant				Oscillation Stabilization Time		Pomorko	
Frequency	Name		C1	C2	Rf1	Rd1	Range	typ	max	Remarks	
			[pF]	[pF]	[Ω]	[Ω]	[V]	[ms]	[ms]		
15MHz		CSTCE15M0V53-R0	(10)	(10)	Open	470	2.8 to 5.5	0.05	0.5	Internal C1,C2	
12MHz		CSTCE12M0G52-R0	(10)	(10)	Open	470	2.5 to 5.5	0.03	0.5	Internal C1,C2	
10MHz		CSTCE10M0G52-R0	(10)	(10)	Open	680	2.4 to 5.5	0.03	0.5	Internal C1,C2	
TOIVIEZ	MURATA	CSTLS10M0G53-B0	(15)	(15)	Open	680	2.5 to 5.5	0.03	0.5	Internal C1,C2	
8MHz	WUKATA	CSTCE8M00G52-R0	(10)	(10)	Open	1k	2.3 to 5.5	0.03	0.5	Internal C1,C2	
OIVITZ		CSTLS8M00G53-B0	(15)	(15)	Open	1k	2.5 to 5.5	0.03	0.5	Internal C1,C2	
48411-		CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1,C2	
4MHz		CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.03	0.5	Internal C1,C2	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Fig. 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal	Vendor	O illus N		Circuit (Constant		Operating Voltage	Oscillation Stabilization Time		B 1	
Frequency	Name	Oscillator Name	C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	Open	560k	2.2 to 5.5	1.5	3.0	Applicable CL value=12.5pF	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure. 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 Ceramic Oscillator Circuit


Figure 2 Crystal Oscillator Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

Select C_{RES} and R_{RES} value to assure that at least 200 μs reset time is generated after the V_{DD} becomes higher than the minimum operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Signal Waveform

ONDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC87F5VP6AU-QIP-H	PQFP100 14x20 / QIP100E (Pb-Free / Halogen Free)	250 / Tray Foam

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F564KPF-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F354EPF-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 LC87F0G08AUJA-AH CP8361BT CG8421AF MB95F202KPF-G-SNE2 DF36014FPV 5962-8768407MUA MB95F318EPMC-G-SNE2 MB94F601APMC1-GSE1 MB95F656EPF-G-SNE2 LC78615E-01US-H LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1 73S1210F-68M/F/PJ MB89F538-101PMC-GE1 LC87F7DC8AVU-QIP-H MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1 LC87FBK08AU-SSOP-H LC87F2C64AU-QFP-H MB95F636KNWQN-G-118-SNE1 MB95F136NBSTPFV-GS-N2E1 LC87F5NC8AVU-QIP-E CY8C20324-12LQXIT LC87F76C8AU-TQFP-E CG8581AA LC87F2G08AU-SSOP-E CP8085AT ATTINY3224-SSU