ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

LC87FBH08A

8-bit Microcontroller with 8K-byte Flash ROM and 256-byte RAM



Overview

The LC87FBH08A is an 8-bit microcontroller that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 8K-byte flash ROM (On-board-programmable), 256-byte RAM, an On-chip-debugger (flash versions only), sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), two 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, a synchronous SIO interface, an asynchronous/synchronous SIO interface, a UART interface (full duplex), two 12-bit PWM channels, a 12-bit/8-bit 11-channel AD converter, a high-speed clock counter, a system clock frequency divider, an internal high-accuracy oscillator, a reference voltage generator circuit, an internal reset and a 20-source 10-vector interrupt feature.

Features

■Flash ROM

- 8192 × 8 bits
- Capable of On-board programming with wide range (2.2 to 5.5V) of voltage source.
- Block-erasable in 128 byte units
- Writable in 2-byte units
- ■RAM
 - 256 × 9 bits

■Minimum Bus Cycle

- 83.3ns (12MHz at V_{DD}=2.7V to 5.5V, Ta=-40°C to +85°C)
- 100ns (10MHz at V_{DD}=2.2V to 5.5V, Ta=-40°C to +85°C)
- 250ns (4MHz at V_{DD}=1.8V to 5.5V, Ta=-40°C to +85°C) Note: The bus cycle time here refers to the ROM read speed.



LQFP36 7x7 / QFP36

VQLP32 4x4 [Build to order]

* This product is licensed from Silicon Storage Technology, Inc. (USA).

ORDERING INFORMATION

See detailed ordering and shipping information on page 32 of this data sheet.

■Minimum Instruction Cycle Time

- 250ns (12MHz at V_{DD}=2.7V to 5.5V, Ta=-40°C to +85°C)
- 300ns (10MHz at V_{DD}=2.2V to 5.5V, Ta=-40°C to +85°C)
- 750ns (4MHz at VDD=1.8V to 5.5V, Ta=-40°C to +85°C)

■Ports

- Normal withstand voltage I/O ports Ports I/O direction can be designated in 1-bit units Ports I/O direction can be designated in 4-bit units
- Dedicated oscillator ports/input ports
- Reset pin
- Power pins
- ■Timers
 - Timer 0: 16-bit timer/counter with a capture register.
 - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) \times 2 channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)
 - + 8-bit counter (with an 8-bit capture register)
 - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
 - Mode 3: 16-bit counter (with a 16-bit capture register)
 - Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/
 - counter with an 8-bit prescaler (with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler \times 2 channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)
 - (toggle outputs also possible from the lower-order 8 bits)
 - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)
 - (The lower-order 8 bits can be used as PWM)
 - Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
 - Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
 - Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts are programmable in 5 different time schemes
- ■High-speed Clock Counter
 - Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
 - Can generate output real time.

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle =4/3 tCYC)
 - Automatic continuous data transmission (1 to 256 bits, specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- ∎UART1
 - Full duplex
 - 7/8/9 bit data bits selectable
 - 1 stop bit (2-bit in continuous data transmission)
 - Built-in baudrate generator

17 (P1n, P20, P21, P30, P31, P70 to P73 CF2/XT2) 8 (P0n) 1 (CF1/XT1) 1 (RES) 3 (VSS1, VSS2, VDD1)

- ■AD converter: 12 bits/8 bits × 11 channels
 - Successive approximation
 - 12 bits/8 bits AD converter resolution selectable
 - Port input: 10 channels, Reference voltage input: 1 channel
- ■PWM: Multifrequency 12-bit PWM × 2 channels
- ■Reference voltage generator circuit (VREF17)
- Capable of monitoring the power supply voltage by AD conversion of frequency variable RC oscillator circuit's reference voltage.
- Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
- Clock Output Function
 - Capable generating clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
 - Capable of generating the source clock for the subclock.
- ■Watchdog Timer
 - Capable of generating an internal reset on an overflow of a timer running on the low-speed RC oscillator clock or subclock.
 - Operating mode at standby is selectable from 3 modes (continue counting/stop operation/stop counting with a count value held).

■Interrupts

- 20 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/INT5/base timer
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7/ PWM4, PWM5
10	0004BH	H or L	Port 0

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

Subroutine Stack Levels: 128levels (The stack is allocated in RAM.)

High-speed Multiplication/Division Instructions

- 16 bits \times 8 bits (5 tCYC execution time)
- 24 bits \times 16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits \div 16 bits (12 tCYC execution time)

- ■Oscillation Circuits
 - Internal oscillation circuits
 Low-speed RC oscillation circuit (SRC):
 For system clock / For Watchdog timer (100kHz)
 For system clock (1MHz)
 Frequency variable RC oscillation circuit (MRC):
 For system clock (8MHz ± 1.5%, Ta=-10°C to +85°C)
- External oscillation circuits Hi-speed CF oscillation circuit (CF): For system clock, with internal Rf Low speed crystal oscillation circuit (X'tal): For low-speed system clock / For Watchdog timer, with internal Rf
 - 1) The CF and crystal oscillation circuits share the same pins. The active circuit is selected under program control.
 - 2) Both the CF and crystal oscillator circuits stop operation on a system reset. After reset is released, oscillation is stopped so start the oscillation operation by program.
- System Clock Divider Function
 - Can run on low current.
 - The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).
- ■Internal Reset Function
 - Power-on reset (POR) function
 - 1) POR reset is generated only at power-on time.
 - 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
 - Low-voltage detection reset (LVD) function
 - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
 - 2) The use or disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V) can be selected by optional configuration.
- ■Standby Function
 - HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) There are four ways of resetting the HALT mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by low-voltage detection
 - (3) System resetting by watchdog timer
 - (4) Occurrence of an interrupt
 - HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - The CF, low-/medium-/ Frequency variable RC, and crystal oscillators automatically stop operation. Note: The oscillation of the low-speed RC oscillator is also controlled directly by the watchdog timer and its standby-mode-time oscillation is also controlled.
 - 2) There are five ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the lower level.
 - (2) System resetting by low-voltage detection
 - (3) System resetting by watchdog timer
 - (4) Having an interrupt source established at either INT0, INT1, INT2, INT4, INT5
 - * INT0 and INT1 HOLD mode reset is available only when level detection is set. (5) Having an interrupt source established at port 0.
 - t source established at port 0.

Continued on next page.

Continued from preceding page.

- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
- 1) The CF, low-/medium-/ Frequency variable RC oscillators automatically stop operation.
 - Note: The oscillation of the low-speed RC oscillator is also controlled directly by the watchdog timer and its standby-mode-time oscillation is also controlled.
- 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
- 3) There are six ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level.
 - (2) System resetting by watchdog timer or low-voltage detection.
 - (3) System resetting by watchdog timer or low-voltage detection.
 - (4) Having an interrupt source established at either INT0, INT1, INT2, INT4, INT5 * INT0 and INT1 HOLD mode reset is available only when level detection is set.
 - (5) Having an interrupt source established at port 0.
 - (6) Having an interrupt source established in the base timer circuit. Note: Available only when X'tal oscillation is selected.
- ■Onchip Debugger (flash versions only)
 - Supports software debugging with the microcontroller mounted on the target board.
 - Software break setting
 - Stepwise execution of instructions
 - Real time RAM data monitoring function All the RAM data map contents can be monitored and rewritten on the screen when the program is running. (Part of the SFR data cannot be rewritten.)
 - Two channels of on-chip debugger pins are available to be compatible with small pin count devices. DBGP0 (P0), DBGP1 (P1)
- Data Security Function (flash versions only)
 - Protects the program data stored in flash memory from unauthorized read or copy. Note: This data security function does not necessarily provide absolute data security.
- ■Package Form
 - QFP36(7mm×7mm) : Pb-Free and Halogen Free type
 - VQLP32(4mm×4mm) : Pb-Free and Halogen Free type (Build-to-order)

■Development Tools

• On-chip-debugger : (1) TCB87 TypeB + LC87FBH08A (2) TCB87 TypeC (3 wire version) + LC87FBH08A

■Flash ROM Programming Boards

Package	Programming boards
QFP36 (7mm×7mm)	W87F24Q
VQLP32 (4mm×4mm)	(build-to-order)

■Flash ROM Programmer

Maker		Model	Supported version	Device
	Single Programmer	AF9709/AF9709B/AF9709C (Including Ando Electric Co., Ltd. models)	Rev 03.28 or later	87F008SU
Flash Support Group, Inc. (FSG)	AF9723/AF9723B(Main body) Gang (Including Ando Electric Co., Ltd. models)		-	-
	Programmer	AF9833(Unit) (Including Ando Electric Co., Ltd. models)	-	-
Flash Support Group, Inc. (FSG) + ON Semiconductor (Note 1)	In-circuit Programmer	AF9101/AF9103(Main body) (FSG models) SIB87(Inter Face Driver) (ON Semiconductor model)	(Note 2)	-
ON Semiconductor	Single/Gang Programmer In-circuit/Gang Programmer	SKK / SKK Type B / SKK Type C (SanyoFWS) SKK-DBG Type B / SKK-DBG Type C (SanyoFWS)	Application Version 1.07 or later Chip Data Version 2.38 or later	LC87FBH08

For information about AF-Series:

Flash Support Group, Inc.

TEL: +81-53-459-1050

E-mail: sales@j-fsg.co.jp

Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from our company (SIB87) together can give a PC-less, standalone on-board-programming capabilities.


Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or our company for the information.

Package Dimensions

unit : mm

LQFP36 7x7 / QFP36 CASE 561AV

ISSUE A



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


www.onsemi.com 7

Package Dimensions

unit : mm [Build to order]

VQLP32 4x4

CASE 602AE





GENERIC MARKING DIAGRAM*






XXXXX = Specific Device Code Y = Year M = Month DDD = Additional Traceability Data

XXXXX = Specific Device Code Y = Year DD = Additional Traceability Data

NDTES:


- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS

	MILLIMETERS		
DIM	MIN.	MAX.	
A		0.85	
A1		0.05	
b	0.15	0.25	
D	4.00 BSC		
E	4.00 BSC		
e	0.40 BSC		
L	0.30	0.40	



RECOMMENDED Mounting footprint


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present.



QFP36	NAME
1	P73/INT3/T0IN
2	RES
3	N.C.
4	V _{SS} 1
5	CF1/XT1
6	CF2/XT2
7	V _{DD} 1
8	P10/SO0
9	P11/SI0/SB0
10	P12/SCK0
11	P13/SO1/DBGP12
12	P14/SI1/SB1/DBGP11
13	P15/SCK1/DBGP10
14	N.C.
15	N.C.
16	P16/T1PWML
17	P17/T1PWMH/BUZ
18	P20/UTX/INT4/T1IN/PWM4
N + N C	(1 1 1 1 (1)


QFP36	NAME
19	P21/URX/INT4/T1IN/PWM5
20	P30/PWM4/INT5/T1IN
21	P31/PWM5/INT5/T1IN
22	N.C.
23	V _{SS} 2
24	P00/AN0
25	P01/AN1
26	P02/AN2
27	P03/AN3
28	P04/AN4
29	P05/AN5/CKO/DBGP00
30	P06/AN6/T6O/DBGP01
31	P07/T7O/DBGP02
32	N.C.
33	N.C.
34	P70/INT0/T0LCP/AN8
35	P71/INT1/T0HCP/AN9
36	P72/INT2/T0IN/AN10

Note: N.C. pins must be held open (disconnected).



VQLP32	NAME	VQLP32	NAME
1	RES	17	P21/URX/INT4/T1IN/PWM5
2	N.C.	18	P30/PWM4/INT5/T1IN
3	V _{SS} 1	19	P31/PWM5/INT5/T1IN
4	CF1/XT1	20	V _{SS} 2
5	CF2/XT2	21	P00/AN0
6	V _{DD} 1	22	P01/AN1
7	P10/SO0	23	P02/AN2
8	P11/SI0/SB0	24	P03/AN3
9	P12/SCK0	25	P04/AN4
10	P13/SO1/DBGP12	26	P05/AN5/CKO/DBGP00
11	P14/SI1/SB1/DBGP11	27	P06/AN6/T6O/DBGP01
12	P15/SCK1/DBGP10	28	P07/T7O/DBGP02
13	P16/T1PWML	29	P70/INT0/T0LCP/AN8
14	P17/T1PWMH/BUZ	30	P71/INT1/T0HCP/AN9
15	N.C.	31	P72/INT2/T0IN/AN10
16	P20/UTX/INT4/T1IN/PWM4	32	P73/INT3/T0IN

Note: N.C. pins must be held open (disconnected).



Pin Function Chart

Pin Name	I/O	Description						
V _{SS} 1, V _{SS} 2	-	- Power supply pin						
V _{DD} 1	-	+ Power supply pin						
Port 0	I/O	8-bit I/O port						
P00 to P07	_	• I/O specifiable in 4-bit units						
		Pull-up resistors can be turned on and off in 4-bit units.						
		HOLD reset input						
		Port 0 interrupt input						
		Pin functions	Yes					
		P05: System clock output						
		P06: Timer 6 toggle output						
		P07: Timer 7 toggle output						
		P00(AN0) to P06(AN6): AD converter input						
		P05(DBGP00) to P07(DBGP02): On-chip debugger 0 port						
Port 1	I/O	• 8-bit I/O port						
P10 to P17		• I/O specifiable in 1-bit units						
		 Pull-up resistors can be turned on and off in 1-bit units. Pin functions 						
		P10: SIO0 data output						
		P11: SIO0 data input/bus I/O						
		P12: SIO0 clock I/O	Yes					
		P13: SIO1 data output	res					
		P14: SIO1 data input / bus I/O						
		P15: SIO1 clock I/O						
		P16: Timer 1PWML output						
		P17: Timer 1PWMH output / beeper output						
		P15(DBGP10) to P13(DBGP12): On-chip-debugger 1 port						
Port 2	I/O	2-bit I/O port						
P20 to P21		I/O specifiable in 1-bit units						
		• Pull-up resistors can be turned on and off in 1-bit units.						
		Pin functions						
		P20: UART transmit / PWM4 output						
		P21: UART receive / PWM5 output						
		P20 to P21: INT4 input / HOLD reset input / timer 1 event input / timer 0L capture input /						
		timer 0H capture input						
		Interrupt acknowledge types						
		Rising Falling Rising & H level L level						
		Falling						
		INT4 enable enable enable disable disable						
Port 3	I/O	2-bit I/O port						
P30 to P31		I/O specifiable in 1 bit units						
F30 10 F31		Pull-up resistors can be turned on and off in 1 bit units.						
		Pin functions						
		P30: PWM4 output						
		P31: PWM5 output						
		P30 to P31: INT5 input/HOLD reset input / timer 1 event input / timer 0L capture input /	Yes					
	1	timer 0H capture input						
		Interrupt acknowledge types						
			1					
		Rising Falling Rising & H level L level						

Continued on next page.

Continued from preceding page.

Pin Name	I/O		Description						
Port 7	I/O	• 4-bit I/O port							
P70 to P73		• I/O specifiable in 1 bit units							
		• Pull-up resistors can be turned on and off in 1 bit units.							
		Pin functions							
		P70: INT0 inp	ut / HOLD reset	input / timer 0L	capture input				
		P71: INT1 inp	ut / HOLD reset	input / timer 0H	capture input				
		P72: INT2 inp	ut / HOLD reset	input / timer 0 e	vent input / timer	· 0L capture inpu	ut		
		P73: INT3 inp	ut (with noise filt	er) / timer 0 eve	nt input / timer 0	H capture input			
		P70(AN8) to F	972(AN10): AD c	converter input				No	
		Interrupt ackno	wledge types	-			·		
			Rising	Falling	Rising &	H level	L level		
			Kising	T anning	Falling	TTIEVEI	Lievei		
		INT0	enable	enable	disable	enable	enable		
		INT1	enable	enable	disable	enable	enable		
		INT2	enable	enable	enable	disable	disable		
		INT3	enable	enable	enable	disable	disable		
RES	I/O	External reset in	put / internal res	et output				No	
CF1/XT1	1	Ceramic reson	ator or 32.768k	Iz crystal oscilla	tor input pin				
		Pin function						No	
		General-purpo	se input port						
CF2/XT2	I/O	Ceramic reson	ator or 32.768kH	Iz crystal oscilla	tor output pin				
		Pin function General-purpose I/O port							

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07 1 bit		1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P21 1 bit		1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P31 1 bit		1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain Programmable	
P71 to P73	-	No	CMOS	Programmable
CF2/XT2	-	No	Ceramic resonator/32.768kHz crystal resonator output Nch-open drain	No
			(N-channel open drain when set to general-purpose output port)	

Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low-and high-impedance pull-up connection is exercised in nibble (4-bit) units (P00 to 03 or P04 to 07).

User Option Table

Option Name	Option to be Applied on	Mask version *1	Flash-ROM Version	Option Selected in Units of	Option Selection
Port output type	P00 to P07	0	0	1 bit	CMOS
					Nch-open drain
	P10 to P17	0	0	1 bit	CMOS
					Nch-open drain
	P20 to P21	0	0	1 bit	CMOS
					Nch-open drain
	P30 to P31	0	0	1 bit	CMOS
					Nch-open drain
Program start	-	×	0	-	00000h
address		*2			01E00h
Low-voltage	Detect function	0	0	-	Enable:Use
detection reset					Disable:Not Used
function	Detect level	0	0	-	7-level
Power-on reset function	Power-On reset level	0	0	-	8-level

*1: Mask option selection - No change possible after mask is completed.

*2: Program start address of the mask version is 00000h.

Recommended Unused Pin Connections

Dest Name	Recommended Unused Pin Connections					
Port Name	Board	Software				
P00 to P07	Open	Output low				
P10 to P17	Open	Output low				
P20 to P21	Open	Output low				
P30 to P31	Open	Output low				
P70 to P73	Open	Output low				
CF1/XT1	Pulled low with a 100k Ω resistor or less	General-purpose input port				
CF2/XT2	Pulled low with a 100k Ω resistor or less	General-purpose input port				


On-chip Debugger Pin Connection Requirements

For the treatment of the on-chip debugger pins, refer to the separately available documents entitled "RD87 on-chip debugger installation manual".

Power Pin Treatment Recommendations (VDD1, VSS1)

Connect bypass capacitors that meet the following conditions between the V_{DD1} and V_{SS1} pins:

- Connect among the VDD1 and VSS1 pins and bypass capacitors C1 and C2 with the shortest possible heavy lead wires, making sure that the impedances between the both pins and the bypass capacitors are as possible (L1=L1', L2=L2').
- Connect a large-capacity capacitor C1 and a small-capacity capacitor C2 in parallel. The capacitance of C2 should approximately $0.1 \mu F$.



Note: Be sure to electrically short-circuit between the V_{SS1} and V_{SS2} pins.

Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = V_{SS}2 = 0V$

Parameter		Symbol	Pin/Remarks	Conditions			Specif	ication	
	Farameter	Symbol	FINRemaiks	Conditions	V _{DD} [V]	min	typ	max	unit
	aximum supply Itage	V _{DD} max	V _{DD} 1			-0.3		+6.5	
Inp	out voltage	VI	CF1			-0.3		V _{DD} +0.3	V
•	out/output Itage	V _{IO}	Ports 0, 1, 2, 3, Port 7, CF2, RES			-0.3		V _{DD} +0.3	
ent	Peak output current	IOPH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-10			
curre		IOPH(2)	P71 to P73	Per 1 applicable pin		-5			
High level output current	Mean output current	IOMH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-7.5			
evel	(Note 1-1)	IOMH(2)	P71 to P73	Per 1 applicable pin		-3			
High le	Total output current	ΣIOAH(1)	Ports 0, 1, 2, 3, P71 to P73	Total of all applicable pins		-25			
	Peak output current	IOPL(1)	P02 to P07, Ports 1, 2, 3	Per 1 applicable pin				20	mA
٦t		IOPL(2)	P00, P01	Per 1 applicable pin				30	
urrei		IOPL(3)	Port 7, CF2	Per 1 applicable pin				10	1
Low level output current	Mean output current	IOML(1)	P02 to P07 Ports 1, 2, 3	Per 1 applicable pin				15	
vel o	(Note 1-1)	IOML(2)	P00, P01	Per 1 applicable pin				20	1
v le		IOML(3)	Port 7, CF2	Per 1 applicable pin				7.5	
Γo	Total output current	ΣIOAL(1)	Ports 0, 1, Ports 2, 3, CF2	Total of all applicable pins				70	
		ΣIOAL(2)	Port 7	Total of all applicable pins				15	1
	wer sipation	Pd max(1)	QFP36(7×7)	Ta=-40 to +85°C Package only				120	
		Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				275	mV
	perating ambient	Topr				-40		+85	
	orage ambient	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Parameter	Symbol	Pin/Remarks	Conditions		ļ,	Speci	fication	-
Talameter	Cymbol	T invitements		V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1	$0.245 \mu s \le tCYC \le 200 \mu s$		2.7		5.5	
supply voltage (Note 2-1)	V _{DD} (2)	_	$0.294 \mu s \le tCYC \le 200 \mu s$		2.2		5.5	
	V _{DD} (3)		$0.735 \mu s \le tCYC \le 200 \mu s$		1.8		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1	RAM and register contents sustained in HOLD mode.		1.6			
High level	V _{IH} (1)	Ports 1, 2, 3, 7		1.8 to 5.5	0.3V _{DD} +0.7		V _{DD}	
input voltage	V _{IH} (2)	Ports 0		1.8 to 5.5	0.3V _{DD} +0.7		V _{DD}	V
	V _{IH} (3)	CF1, CF2, RES		1.8 to 5.5	0.75V _{DD}		V _{DD}	
Low level	V _{IL} (1)	Ports 1, 2, 3, 7		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
input voltage				1.8 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
				1.8 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	CF1, CF2, RES		1.8 to 5.5	V _{SS}		0.25V _{DD}]
High level	I _{OH} (1)	Ports 0, 1, 2,	Per 1 applicable pin	4.5 to 5.5	-1.0			1
output current	I _{OH} (2)	P71 to P73		2.7 to 4.5	-0.35			1
	I _{OH} (3)	1		1.8 to 2.7	-0.15			1
	I _{OH} (4)	Ports 3,	Per 1 applicable pin	4.5 to 5.5	-6.0		1	1
	I _{OH} (5)	 P05 (System clock output function 		2.7 to 4.5	-1.4			
	I _{OH} (6)	used)		1.8 to 2.7	-0.8			
	$\Sigma I_{OH}(1)$	Ports 0, 1, 2, 3, 7	Total of all applicable pins	4.5 to 5.5	-25			
	$\Sigma I_{OH}(2)$	-		2.7 to 4.5	-11.2			
	$\Sigma I_{OH}(3)$	-		1.8 to 2.7	-5.4			
Low level	I _{OL} (1)	Ports 0, 1, 2, 3	Per 1 applicable pin	4.5 to 5.5			10	
output current	I _{OL} (2)			2.7 to 4.5			1.4	mA
	I _{OL} (3)	-		1.8 to 2.7			0.8	
	I _{OL} (4)	Port 7, CF2	Per 1 applicable pin	2.7 to 5.5			1.4	
	I _{OL} (5)			1.8 to 2.7			0.8	
	I _{OL} (6)	P00, P01	Per 1 applicable pin	4.5 to 5.5			25	
	I _{OL} (7)			2.7 to 4.5			4	
	I _{OL} (8)	_		1.8 to 2.7			2	
	$\Sigma I_{OL}(1)$	Ports 0, 1, 2, 3,	Total of all applicable pins	4.5 to 5.5			70	
	$\Sigma I_{OL}(2)$	CF2		2.7 to 4.5			34.6	
	$\Sigma I_{OL}(3)$	1		2.7 to 4.5			34.0 19.2	1
	$\Sigma I_{OL}(4)$	Ports 7	Total of all applicable pins				5.6	1
	$\Sigma I_{OL}(5)$			2.7 to 5.5			3.2	-
Instruction	LIOL(3) tCYC			1.8 to 2.7	0.045			
cycle time	1010			2.7 to 5.5	0.245		200	
(Note 2-2)				2.2 to 5.5	0.294		200	μs
External	FEXCF	CF1	CF2 pin open	1.8 to 5.5 2.7 to 5.5	0.735		200	
system clock frequency			• System clock frequency division ratio=1/1	1.8 to 5.5	0.1		4	-
			External system clock duty=50±5% CF2 pin open	3.0 to 5.5	0.2		24.4	мн
			 System clock frequency division ratio=1/2 External system clock duty=50±5% 	2.0 to 5.5	0.2		8	

Allowable Operating Conditions at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

 • External system clock duty=50±5%
 2.0 to 5.5
 0.2
 8

 Note 2-1: VDD must be held greater than or equal to 2.2V in the flash ROM onboard programming mode.

 Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

Continued from preceding page.

Parameter	Cumbal	Pin/Remarks	Conditions			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Oscillation frequency	FmCF(1)	See Fig. 1. FmCF(2) CF1, CF2 10MHz ceramic oscillation.		2.7 to 5.5		12		
range (Note 2-3)	FmCF(2)	CF1, CF2	10MHz ceramic oscillation. See Fig. 1.	2.2 to 5.5		10		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation. CF oscillation normal amplifier size selected. (CFLAMP=0) See Fig. 1.	1.8 to 5.5		4		
			4MHz ceramic oscillation. CF oscillation low amplifier size selected. (CFLAMP=1) See Fig. 1.			4		MHz
	FmMRC(1) FmMRC(2)		Frequency variable RC oscillation. (Note 2-4)	1.8 to 5.5	7.84	8.0	8.16	
			Frequency variable RC oscillation. • Ta=-10 to +85°C (Note 2-4)	1.8 to 5.5	7.88	8.0	8.12	
	FmRC		Internal medium-speed RC oscillation	1.8 to 5.5	0.5	1.0	2.0	
	FmSRC		Internal low-speed RC oscillation	1.8 to 5.5	50	100	200	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 1.	1.8 to 5.5		32.768		kHz
Oscillation stabilization time	tmsMRC		When Frequency variable RC oscillation state is switched from stopped to enabled. See Fig. 3.	1.8 to 5.5			100	μs

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-4: When switching the system clock, allow an oscillation stabilization time of 100µs or longer after the frequency variable RC oscillator circuit transmits from the "oscillation stopped" to "oscillation enabled" state.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

Parameter	Symbol	Pin/Remarks	Conditions	r		Specifica	tion	
Falameter	Symbol	FIN/Remarks	Conditions	V _{DD} [V]	min	typ	max	uni
High level input current	I _{IH} (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	1.8 to 5.5			1	
	I _{IH} (2)	CF1, CF2	Input port selected VIN=VDD	1.8 to 5.5			1	
	IIH(3)	CF1	Reset state VIN ^{=V} DD	1.8 to 5.5			15	μA
Low level input current	I _{IL} (1)	Ports 0, 1, 2, 3, Ports 7, RES	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1			
	I _{IL} (2)	CF1, CF2	Input port selected VIN=VSS	1.8 to 5.5	-1			
High level output	V _{OH} (1)	Ports 0, 1, 2	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	P71 to P73	I _{OH} =-0.35mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (3)	1	I _{OH} =-0.15mA	1.8 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	Ports 3	I _{OH} =-6mA	4.5 to 5.5	V _{DD} -1			
	V _{OH} (5)	P05 (System clock output	I _{OH} =-1.4mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	function used)	I _{OH} =-0.8mA	1.8 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2, 3	I _{OL} =10mA	4.5 to 5.5			1.5	v
voltage	V _{OL} (2)		I _{OL} =1.4mA	2.7 to 5.5			0.4	Ĭ
	V _{OL} (3)		I _{OL} =0.8mA	1.8 to 5.5			0.4	
	V _{OL} (4)	Port 7, CF2	I _{OL} =1.4mA	2.7 to 5.5			0.4	
	V _{OL} (5)		I _{OL} =0.8mA	1.8 to 5.5			0.4	
	V _{OL} (6)	P00, P01	I _{OL} =25mA	4.5 to 5.5			1.5	
	V _{OL} (7)		I _{OL} =4mA	2.7 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =2mA	1.8 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2, 3,	V _{OH} =0.9V _{DD}	4.5 to 5.5	15	35	80	
	Rpu(2)	Ports 7	When Port 0 selected low-impedance pull-up.	1.8 to 4.5	18	50	230	
	Rpu(3)	Port 0	V _{OH} =0.9V _{DD} When Port 0 selected high-impedance pull-up.	1.8 to 5.5	100	200	400	kΩ
Hysteresis voltage	VHYS(1)	Ports 1, 2, 3,	Compensation who	2.7 to 5.5		0.1V _{DD}		
	VHYS(2)	Ports 7, RES		1.8 to 2.7		0.07V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	1.8 to 5.5		10		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

SIO0 Serial I/O Characteristics at Ta = -40°C to +85°C, V _{SS} 1 = V _{SS} 2 = 0V (Note 4-1-1)

		Parameter	Symbol	Pin/	Conditions			Spec	ification	
	г г	arameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 5.		2			
		Low level pulse width	tSCKL(1)				1			
	Input clock	High level pulse width	tSCKH(1)			1.8 to 5.5	1			40.1/0
Serial clock	lnp			Continuous data transmission/reception mode See Fig. 5. (Note 4-1-2)		4			tCYC	
Seria		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected		4/3			
0,	0	Low level pulse width	tSCKL(2)		• See Fig. 5.			1/2		tSCK
	ut clo	High level	tSCKH(2)			1.8 to 5.5		1/2		
	Outpr	pulse width			 Continuous data transmission/reception mode CMOS output selected See Fig. 5. 		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
input	Dat	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of		0.05			
Serial input	Da	ta hold time	thDI(1)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.05			1
	out sout sout	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.08	
Serial output	ndul		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	1.8 to 5.5			1tCYC +0.08	μs
Serial	Output clock		tdD0(3)	(Note 4-1-3) 1.8 to 5 (Note 4-1-3)					(1/3)tCYC +0.08	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.

SIO1 Serial I/O Characteristics at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V (Note 4-2-1)

		.	0	Pin/				Speci	ification	
	1	Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(3)	SCK1(P15)	• See Fig. 5.		2			
	Input clock	Low level pulse width	tSCKL(3)			1.8 to 5.5	1			101/0
Serial clock	dul	High level pulse width	tSCKH(3)				1			tCYC
erial	k	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected		2			
S	out clock	Low level pulse width	tSCKL(4)		• See Fig. 5.	1.8 to 5.5	1/2			10.014
Outpi	Output	High level pulse width	tSCKH(4)					1/2		tSCK
Serial input	but input	ata setup time	tsDI(2)	SI1(P14), SB1(P14)	 Must be specified with respect to rising edge of 	4.045.5.5	(1/3)tCYC +0.01			
Serial	Da	ata hold time	thDI(2)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.01			
Serial output	Out	utput delay time	tdD0(4)	SO1(P13), SB1(P14)	 Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5. 	1.8 to 5.5			(1/2)tCYC +0.05	μS

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Pulse Input Conditions at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

Parameter	Sumbol	Pin/Remarks	Conditions			Spec	ification	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P21) INT5(P30 to P31)	 Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled. 	1.8 to 5.5	1			
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	1.8 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	 Interrupt source flag can be set. Event inputs for timer 0 are nabled. 	1.8 to 5.5	64			
		INT3(P73) when noise filter time constant is 1/128	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	1.8 to 5.5	256			
	tPIL(5)	RES	 Resetting is enabled. 	1.8 to 5.5	200			μS

AD Converter Characteristics at $V_{SS1} = V_{SS2} = 0V$

Demonster	O maked	Pin/Remarks	Oraditions			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution				1.8 to 5.5		12		bit
Absolute			(Note 6-1)	2.7 to 5.5			±16	1.05
accuracy	AN8(P70) to AN10(P72)			1.8 to 5.5			±20	LSB
Conversion time	TCAD	AN10(P72)	See Conversion time calculation	2.7 to 5.5	32		115	
			formulas. (Note 6-2)	2.2 to 5.5	134		215	μS
				1.8 to 5.5	400		430	
Analog input voltage range	VAIN			1.8 to 5.5	V _{SS}		V _{DD}	V
Analog port	IAINH		VAIN=V _{DD}	1.8 to 5.5			1	
input current	IAINL		VAIN=V _{SS}	1.8 to 5.5	-1			μA

<12bits AD Converter Mode at Ta = -40° C to $+85^{\circ}$ C >

<8bits AD Converter Mode at Ta = -40° C to $+85^{\circ}$ C >

Deverseter	O mark at	Dia (Desas estas	Quaditions			Specifi	cation		
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	N	AN0(P00) to		1.8 to 5.5		8		bit	
Absolute accuracy	cy AN8(P70) to		(Note 6-1)	1.8 to 5.5			±1.5	LSB	
Conversion time	TCAD	AN10(P72)	See Conversion time calculation formulas. (Note 6-2)	2.7 to 5.5	20		90		
				2.2 to 5.5	80		135	μS	
				1.8 to 5.5	245		265		
Analog input voltage range	VAIN			1.8 to 5.5	VSS		V _{DD}	V	
Analog port	IAINH		VAIN=V _{DD}	1.8 to 5.5			1		
input current	IAINL		VAIN=V _{SS}	1.8 to 5.5	-1			μΑ	

Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Conversion time calculation formulas:

12bits AD Converter Mode: TCAD(Conversion time) = $((52/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode: TCAD(Conversion time) = $((32/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$

External oscillation	Operating supply voltage range	System division ratio (SYSDIV)	Cycle time (tCYC)	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(V _{DD})	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
CF-12MHz	2.7V to 5.5V	1/1	250ns	1/8	34.8μs	21.5µs	
	2.7V to 5.5V	1/1	375ns	1/8	52.25µs	32.25µs	
CF-8MHz	2.2V to 5.5V	1/1	375ns	1/32	208.25µs	128.25µs	
CF-4MHz	2.7V to 5.5V	1/1	750ns	1/8	104.5µs	64.5µs	
	2.2V to 5.5V	1/1	750ns	1/16	208.5µs	128.5µs	
	1.8V to 5.5V	1/1	750ns	1/32	416.5µs	256.5µs	

Reference voltage (VREF17) Characteristics at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

Devenuetor	Querra ha a l	Symbol Pin/Remarks	Conditions V _D		Specification				
Parameter	Symbol	Pin/Remarks		V _{DD} [V]	min	typ	max	unit	
Output voltage	VOVREF			2.0 to 5.5	1.67	1.75	1.83	V	
Reference voltage operation current (Note 7-1)	IDDVREF			2.0 to 5.5		110		μΑ	
Operation stabilization time (Note 7-2)	tVRW			2.0 to 5.5			100	μS	

Note 7-1: IDDVREF denotes the currents that only flow to multivariable RC oscillator circuit's reference voltage circuit. Note 7-2: tVRW denotes the stabilization time from starting multivariable RC oscillator.

Power-on Reset (POR) Characteristics at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
POR release	PORRL		 Select from option. 	1.67V	1.55	1.66	1.77	
voltage			(Note 8-1)	1.97V	1.85	1.96	2.07	
				2.07V	1.93	2.05	2.17	
				2.37V	2.23	2.35	2.47	
				2.57V	2.43	2.55	2.67	v
				2.87V	2.71	2.85	2.99	v
				3.86V	3.65	3.83	4.00	
				4.35V	4.12	4.32	4.50	
Detection voltage unknown state	POUKS		• See Fig. 7. (Note 8-2)			0.7	0.95	
Power supply rise time	PORIS		 Power supply rise time from 0V to 1.6V. 				100	ms

Note8-1: The POR release level can be selected out of 8 levels only when the LVD reset function is disabled. Note8-2: POR is in an unknown state before transistors start operation.

Low Voltage Detection Reset (LVD) Characteristics at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

						Specific	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset voltage	LVDET		 Select from option. 	1.91V	1.81	1.91	2.01	
(Note 9-2)			(Note 9-1)	2.01V	1.90	2.00	2.10	
			(Note 9-3)	2.31V	2.20	2.30	2.40	
			See Fig. 8.	2.51V	2.40	2.50	2.60	V
				2.81V	2.68	2.80	2.92	
				3.79V	3.62	3.78	3.94	
				4.28V	4.09	4.27	4.45	
LVD hysteresis width	LVHYS			1.91V		50		
				2.01V		50		
				2.31V		50		
				2.51V		50		mV
				2.81V		50		
				3.79V		50		
				4.28V		50		
Detection voltage unknown state	LVUKS		• See Fig. 8. (Note 9-4)			0.7	0.95	V
Low voltage detection minimum width (Reply sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 9.		0.2			ms

Note9-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note9-2: LVD reset voltage specification values do not include hysteresis voltage.

Note9-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note9-4: LVD is in an unknown state before transistors start operation.

Consumption Current Characteristics at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V

Parameter	Symbol	Pin/	Conditions			Specif	ication	
	Cymbol	Remarks		V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1	 FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal low speed and medium speed RC 	2.7 to 5.5		5.1	9.3	
(Note 10-1) (Note 10-2)			oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	2.7 to 3.6		3.1	5.6	
	IDDOP(2)		 CF1=24MHz external clock System clock set to CF1 side Internal low speed and medium speed RC 	3.0 to 5.5		5.2	10	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	3.0 to 3.6		3.3	6.2	
	IDDOP(3)		FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side Internal low speed and medium speed RC	2.2 to 5.5		4.4	8.4	
	IDDOP(4)	oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	2.2 to 3.6		2.8	5.5		
		 FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal low speed and medium speed RC 	1.8 to 5.5		2.3	5.3		
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		1.6	3.0	mA
	IDDOP(5)		 CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side 	2.2 to 5.5		0.97	2.4	
			 Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio 	2.2 to 3.6		0.55	1.2	
	IDDOP(6)		 FsX'tal=32.768kHz crystal oscillation mode Internal low speed RC oscillation stopped. System clock set to internal medium speed 	1.8 to 5.5		0.44	1.5	
			RC oscillation. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	1.8 to 3.6		0.28	0.80	
	IDDOP(7)		 FsX'tal=32.768kHz crystal oscillation mode Internal low speed and medium speed RC oscillation stopped. 	1.8 to 5.5		3.4	5.5	
			System clock set to 8MHz with frequency variable RC oscillation 1/1 frequency division ratio	1.8 to 3.6		2.4	4.6	
	IDDOP(8)		 External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC oscillation. 	1.8 to 5.5		51	163	
			 Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	1.8 to 3.6		38	103	
	IDDOP(9)		 External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC oscillation. 	5.0		51	136	μΑ
			 Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	3.3		38	99	
			 1/1 frequency division ratio Ta=-10 to +50°C 	2.5		36	94	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions	Specification				
i arameter	Gymbol	Remarks		V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(10)	V _{DD} 1	 FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal low speed and medium speed RC 	1.8 to 5.5		34	97	
(Note 10-1) (Note 10-2)			 oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	1.8 to 3.6		14	44	
	IDDOP(11)		FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side	5.0		34	88	μA
			 Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 	3.3		14	36	
		-	 1/2 frequency division ratio Ta=-10 to +50°C 	2.5		9.1	22	
consumption current (Note 10-1) (Note 10-2)	IDDHALT(1)		HALT mode FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal low speed and medium speed RC	2.7 to 5.5		2.6	4.8	
			 oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	2.7 to 3.6		1.4	2.4	
	IDDHALT(2)		 HALT mode CF1=24MHz external clock System clock set to CF1 side Internal low speed and medium speed RC 	3.0 to 5.5		2.7	5.3	
			 oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	3.0 to 3.6		1.6	2.9	
	IDDHALT(3)		HALT mode FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side	2.2 to 5.5		2.2	4.3	
			 Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	2.2 to 3.6		1.2	2.2	
	IDDHALT(4)		 HALT mode FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal low speed and medium speed RC 	1.8 to 5.5		1.3	3.3	mA
			 Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	1.8 to 3.6		0.56	1.2	
	IDDHALT(5)		 HALT mode CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side 	2.2 to 5.5		0.74	1.8	
			 System clock set to 4 km 12 side Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio 	2.2 to 3.6		0.34	0.68	
	IDDHALT(6)		HALT mode FSX'tal=32.768kHz crystal oscillation mode Internal low speed RC oscillation stopped. System clock set to internal modium speed	1.8 to 5.5		0.32	0.90	
			 System clock set to internal medium speed RC oscillation Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	1.8 to 3.6		0.21	0.44	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

Continued from preceding page.

Parameter	Symbol	Pin/	Conditions		Specification				
Falailletei	Symbol	remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
HALT mode consumption current (Note 10-1)	IDDHALT(7)	V _{DD} 1	 HALT mode FsX'tal=32.768kHz crystal oscillation mode Internal low speed and medium speed RC oscillation stopped. 	1.8 to 5.5		1.3	2.3	mA	
(Note 10-2)			 System clock set to 8MHz with frequency variable RC oscillation 1/1 frequency division ratio 	1.8 to 3.6		0.91	1.5		
	IDDHALT(8)	-	 HALT mode External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC 	1.8 to 5.5		18	68		
		-	oscillation. Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	1.8 to 3.6		11	35		
	IDDHALT(9)		 HALT mode External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC 	5.0		18	46		
			 oscillation. Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 	3.3		11	27		
			Trequency variable KC oscillation stopped. 1/1 frequency division ratio Ta=-10 to +50°C	2.5		7.4	19		
	IDDHALT(10)		 HALT mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal low speed and medium speed RC 	1.8 to 5.5		24	98		
			 Internation speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	1.8 to 3.6		8.0	35		
	IDDHALT(11)	IDDHALT(11)	HALT mode FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side	5.0		24	63		
			 Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 	3.3		8.0	23	μA	
			 1/2 frequency division ratio Ta=-10 to +50°C 	2.5		3.5	11		
HOLD mode	IDDHOLD(1)		HOLD mode	1.8 to 5.5		0.019	23		
onsumption arrent			CF1=V _{DD} or open (External clock mode)	1.8 to 3.6		0.011	11		
Note 10-1)	IDDHOLD(2)		HOLD mode	5.0		0.019	1.2		
Note 10-2)			 CF1=V_{DD} or open (External clock mode) Ta=-10 to +50°C 	3.3		0.011	0.59		
		-		2.5		0.010	0.30		
	IDDHOLD(3)		 HOLD mode CF1=V_{DD} or open (External clock mode) 	1.8 to 5.5		2.6	26		
		-	• LVD option selected	1.8 to 3.6		2.0	13		
	IDDHOLD(4)		HOLD mode	5.0		2.6	3.8		
Timer HOLD I			 CF1=V_{DD} or open (External clock mode) Ta=-10 to +50°C 	3.3		2.0	2.8		
			• LVD option selected	2.5		1.7	2.5		
	IDDHOLD(5)		Timer HOLD mode	1.8 to 5.5		22	84		
node			• FsX'tal=32.768kHz crystal oscillation mode	1.8 to 3.6		6.5	30		
consumption current	IDDHOLD(6)		Timer HOLD mode	5.0		22	53		
(Note 10-1)			 FsX'tal=32.768kHz crystal oscillation mode Ta=-10 to +50°C 	3.3		6.5	16		
(Note 10-2)		•		2.5		2.7	7.2		

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

F-ROM Programming Characteristics at Ta = +10°C to +55°C, V_{SS}1 = V_{SS}2 = 0V

Deservation	Ormatical	Pin/Remarks	Oranditions		Specification			
Parameter	Parameter Symbol Pin/F		Conditions V _{DD} [V]		min	typ	max	unit
Onboard programming current	IDDFW(1)	V _{DD} 1	Only current of the Flash block.	2.2 to 5.5		5	10	mA
Programming	tFW(1)		Erasing time	0.0 to 5.5		20	30	ms
time	tFW(2)		Programming time	2.2 to 5.5		40	60	μS

UART (Full Duplex) Operating Conditions at Ta = -40° C to $+85^{\circ}$ C, V_{SS}1 = V_{SS}2 = 0V


Description	Oursels al	Die (Deese entre			Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR	P20, P21		1.8 to 5.5	16/3		8192/3	tCYC	

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

• CF oscillation normal amplifier size selected (CFLAMP=0)

■MURATA

Nominal	Ŧ			Circuit (Constant		Operating Voltage		lation tion Time	D
Frequency	Туре	Oscillator Name	C1	C2	Rf	Rd	Range	typ	max	Remarks
			[pF]	[pF]	[Ω]	[Ω]	[V]	[ms]	[ms]	
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	680	2.6 to 5.5	0.02	0.3	
	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	680	2.1 to 5.5	0.02	0.3	
10MHz		CSTLS10M0G53-B0	(15)	(15)	Open	680	2.4 to 5.5	0.02	0.3	
	LEAD	CSTLS10M0G53095-B0	(15)	(15)	Open	680	2.0 to 5.5	0.01	0.15	
	SMD	CSTCE8M00G52-R0	(10)	(10)	Open	1k	2.1 to 5.5	0.02	0.3	
8MHz	1540	CSTLS8M00G53-B0	(15)	(15)	Open	1k	2.2 to 5.5	0.02	0.3	
	LEAD	CSTLS8M00G53095-B0	(15)	(15)	Open	1k	1.9 to 5.5	0.01	0.15	Internal C1, C2
	0145	CSTCR6M00G53-R0	(15)	(15)	Open	1.5k	2.0 to 5.5	0.02	0.3	01, 02
01411	SMD	CSTCR6M00G53093-R0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.01	0.15	
6MHz	1540	CSTLS6M00G53-B0	(15)	(15)	Open	1.5k	2.0 to 5.5	0.02	0.3	
	LEAD	CSTLS6M00G53095-B0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.01	0.15	
	SMD	CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.03	0.45	
4MHz	LEAD	CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.02	0.3	

• CF oscillation low amplifier size selected (CFLAMP=1)

Nominal	-			Circuit (Constant		Operating Voltage	Oscil Stabilizat	lation tion Time		
Frequency	Туре	Oscillator Name	C1	C2	Rf	Rd	Range	typ	max	Remarks	
			[pF]	[pF]	[Ω]	[Ω]	[V]	[ms]	[ms]		
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	470	3.9 to 5.5	0.03	0.45		
	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	470	2.9 to 5.5	0.03	0.45		
10MHz		CSTLS10M0G53-B0	(15)	(15)	Open	470	3.6 to 5.5	0.03	0.45		
	LEAD	CSTLS10M0G53095-B0	(15)	(15)	Open	470	2.7 to 5.5	0.02	0.3		
	SMD	CSTCE8M00G52-R0	(10)	(10)	Open	680	2.7 to 5.5	0.03	0.45		
8MHz		CSTLS8M00G53-B0	(15)	(15)	Open	680	3.0 to 5.5	0.03	0.45		
	LEAD	CSTLS8M00G53095-B0	(15)	(15)	Open	680	2.5 to 5.5	0.01	0.15		
	SMD	CSTCR6M00G53-R0	(15)	(15)	Open	1k	2.6 to 5.5	0.03	0.45	Internal C1, C2	
01411	SIVID	CSTCR6M00G53095-R0	(15)	(15)	Open	1k	2.2 to 5.5	0.02	0.3	01, 02	
6MHz		CSTLS6M00G53-B0	(15)	(15)	Open	1k	2.7 to 5.5	0.03	0.45		
	LEAD	CSTLS6M00G53095-B0	(15)	(15)	Open	1k	2.2 to 5.5	0.01	0.15		
	0.45	CSTCR4M00G53-R0	(15)	(15)	Open	1k	2.1 to 5.5	0.04	0.6		
	SMD	CSTCR4M00G53095-R0	(15)	(15)	Open	1k	1.8 to 5.5	0.02	0.3		
4MHz		CSTLS4M00G53-B0	(15)	(15)	Open	1k	2.1 to 5.5	0.02	0.3		
	LEAD	CSTLS4M00G53095-B0	(15)	(15)	Open	1k	1.8 to 5.5	0.01	0.15		

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in following cases (see Figure 3).

- The time interval that is required for the oscillation to get stabilized after the instruction for starting the mainclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the HOLD mode is reset and oscillation is started.
- The time interval that is required for the oscillation to get stabilized after the X'tal Hold mode, under the state which the main clock oscillation is enabled, is reset and oscillation is started.

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator ■EPSON TOYOCOM

Nominal	Turne	Oscillator		Circuit C	Constant		Operating Voltage	ge Stabilization Time Remarks		Demortes
Frequency	Туре	Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]			Remarks
32.768kHz	SMD	MC-306	9	9	Open	330k	1.8 to 5.5	1.4	4.0	Applicable CL value = 7.0pF

■SEIKO INSTRUMENTS

Nominal	Turne	Oscillator	Circuit Constant				Operating Oscillation Voltage Stabilization Time			Demeric
Frequency	Туре	Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [s]	max [s]	Remarks
32.768kHz	SMD	SSP-T7-F	18	22	Open	330k	1.8 to 5.5	0.75	2.0	Applicable CL value = 12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 3).

- The time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the Hold mode, under the state which the subclock oscillation is enabled, is reset and oscillation is started.

(Notes on the implementation of the oscillator circuit)

- Oscillation is influenced by the circuit pattern layout of printed circuit board. Place the oscillation-related components as close to the CPU chip and to each other as possible with the shortest possible pattern length.
- Keep the signal lines whose state changes suddenly or in which large current flows as far away from the oscillator circuit as possible and make sure that they do not cross one another.
- Be sure to insert a current limiting resistor (Rd) so that the oscillation amplitude never exceeds the input voltage level that is specified as the absolute maximum rating.
- The oscillator circuit constants shown above are sample characteristic values that are measured using the Our designated oscillation evaluation board. Since the accuracy of the oscillation frequency and other characteristics vary according to the board on which the IC is installed, it is recommended that the user consult the resonator vendor for oscillation evaluation of the IC on a user's production board when using the IC for applications that require high oscillation accuracy. For further information, contact your resonator vendor or Our company sales representative serving your locality.
- It must be noted, when replacing the flash ROM version of a microcontroller with a mask ROM version, that their operating voltage ranges may differ even when the oscillation constant of the external oscillator is the same.




Figure 1 CF and XT Oscillator Circuit






Figure 2 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Note: External oscillation circuit is selected.


Figure 3 Oscillation Stabilization Times




Note:

External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.

Figure 4 Reset Circuit









Figure 6 Pulse Input Timing Signal Waveform



(RESET pin: Pull-up resistor RRES only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100µs or longer.




Figure 8 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R_{RES} only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 9 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC87FBH08AU-EB-3H	LQFP36 7x7 / QFP36 (Pb-Free / Halogen Free)	500 / Tray Foam
LC87FBH08AU-EB-NH	LQFP36 7x7 / QFP36 (Pb-Free / Halogen Free)	1000 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor serves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor products as a medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses,

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

CY8C20524-12PVXIT_MB95F012KPFT-G-SNE2_MB95F013KPMC-G-SNE2_MB95F263KPF-G-SNE2_MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2_MB95F478KPMC2-G-SNE2_MB95F564KPF-G-SNE2_MB95F636KWQN-G-SNE1_MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2_MB95F698KPMC-G-SNE2_MB95F818KPMC1-G-SNE2_901015X_CY8C3MFIDOCK-125_403708R MB95F354EPF-G-SNE2_MB95F564KWQN-G-SNE1_MB95F636KP-G-SH-SNE2_MB95F694KPMC-G-SNE2_MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2_LC87F0G08AUJA-AH_CP8361BT_CG8421AF_MB95F202KPF-G-SNE2_DF36014FPV_5962-8768407MUA MB95F318EPMC-G-SNE2_MB94F601APMC1-GSE1_MB95F656EPF-G-SNE2_LC78615E-01US-H_LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1_73S1210F-68M/F/PJ_MB89F538-101PMC-GE1_LC87F7DC8AVU-QIP-H_MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1_LC87FBK08AU-SSOP-H_LC87F2C64AU-QFP-H_MB95F636KNWQN-G-118-SNE1_MB95F136NBSTPFV-GS-N2E1_LC87F5NC8AVU-QIP-E_CY8C20324-12LQXIT_LC87F76C8AU-TQFP-E_CG8581AA_LC87F2G08AU-SSOP-E_CP8085AT_MB95F564KPF-G-UNE2