## LV4924VH

## Class-D Audio power Amplifier Power cell BTL 10W×2ch

## Bi-CMOS IC

http:/lonsemi.com

## ON Semiconductor ${ }^{\circledR}$

## Overview

The LV4924VH is a 2-channel full-bridge driver for digital power amplifiers. It requires a PWM modulator IC in the previous stage. This IC is a power cell that takes in PWM signals as an input and is used to form a digital amplifier system for TVs, amusement equipment, and other such systems.

## Features

- BTL output, class D amplifier system
- High-efficiency class D amplifier
- Muting function reduces impulse noise at power on / off
- Protection circuits incorporated for over-current, thermal, supply voltage drop, output offset detector
- Built-in bootstrap diodes


## Specification

- Output $15 \mathrm{~W}\left(\mathrm{~V}_{\mathrm{D}}=16 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}, \mathrm{AES} 17, \mathrm{THD}+\mathrm{N}=10 \%\right)$
- Output $10 \mathrm{~W}\left(\mathrm{~V}_{\mathrm{D}}=13 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{fiN}_{\mathrm{I}}=1 \mathrm{kHz}, \mathrm{AES} 17, \mathrm{THD}+\mathrm{N}=10 \%\right)$
- Efficiency $: 89 \%\left(\mathrm{~V}_{\mathrm{D}}=13 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}, \mathrm{P}_{\mathrm{O}}=10 \mathrm{~W}\right)$
- THD $+\mathrm{N}: 0.1 \%\left(\mathrm{~V}_{\mathrm{D}}=13 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{fIN}^{2}=1 \mathrm{kHz}, \mathrm{P}_{\mathrm{O}}=1 \mathrm{~W}\right.$, Filter: AES17)

Maximum Ratings / Absolute Maximum Ratings $/ \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{D}}$ | Externally applied voltage | 22 | V |
| Maximum PWM pin voltage | $\mathrm{V}_{\text {IN }}$ | PWM_A1,PWM_A2,PWM_B1,PWM_B2 | 6 | V |
| Maximum pull-up pin voltage | Vpup max | NPN Open collector pin | 20 | V |
| Allowable power dissipation | Pd max | Exposed Die-pad Soldered *1 | 4.6 | W |
| Maximum junction temperature | Tj max |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature | Topr |  | -25 to 75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -50 to 150 | ${ }^{\circ} \mathrm{C}$ |

*1 Customer bread board rev.1.0: $90.0 \mathrm{~mm} \times 70.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ (two-layer) Material: glass epoxy Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Range at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Recommended supply voltage range | $V_{D}$ | Externally applied voltage | 9 | 13 | 20 | V |
| Recommended PWM pin voltage | $V_{\text {IN }}$ | PWM_A1,PWM_A2,PWM_B1,PWM_B2 | 0 | 3.3 | 5 | V |
| Recommended pull-up supply voltage | Vpup | NPN Open collector pin | - | - | 18 | V |
| Recommended load resistance | $\mathrm{R}_{\mathrm{L}}$ | Speaker load | 4 | 8 | - | $\Omega$ |

Electrical Characteristics $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=13 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~L}=22 \mu \mathrm{H}$ (TOKO: A7040HN-220M), $\mathrm{C}=0.33 \mu \mathrm{~F}$ (Matsuo: $553 \mathrm{M} 6302-334 \mathrm{~K}$ )

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Quiescent current | I'CO | $\overline{\mathrm{STBY}}=\mathrm{H}, \overline{\mathrm{MUTE}}=\mathrm{H}, \mathrm{fIN}=384 \mathrm{kHz}$, Duty $=50 \%$ | 30 | 38 | 45 | mA |
| Current at MUTE | Imute | $\overline{\text { STBY }}=\mathrm{H}, \overline{\mathrm{MUTE}}=\mathrm{L}, \mathrm{V}_{\text {IN }}=\mathrm{GND}$ | 2 | 4 | 6 | mA |
| Standby current | Ist | $\overline{\text { STBY }}=\mathrm{L}, \overline{\mathrm{MUTE}}=\mathrm{L}, \mathrm{V}_{\text {IN }}=\mathrm{GND}$ | - | - | 10 | $\mu \mathrm{A}$ |
| H input voltage | $\mathrm{V}_{1} \mathrm{H}$ | PWM_A, PWM_B, $\overline{\text { STBY, }}$, MUTE | 2.3 | - | 5.5 | V |
| L input voltage | VIL | PWM_A, PWM_B, STBY, $\overline{\text { MUTE }}$ | 0 | - | 1.0 | V |
| H input current | I, H | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | - | - | 60 | $\mu \mathrm{A}$ |
| L input current | I, L | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ | -20 | - | - | $\mu \mathrm{A}$ |
| Output pin leakage current | IOFF | NPN Open collector output OFF-stage 5.0 V pull-up | - | - | 1 | $\mu \mathrm{A}$ |
| Output pin current | IOL | NPN Open collector output ON -stage, $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.5 | - | - | mA |
| Power Tr ON resistance *1 | Rds ON | $\mathrm{ld}=1 \mathrm{~A}$ | - | 220 | - | $\mathrm{m} \Omega$ |
| Turn ON delay time | td ON | $\mathrm{f}_{\mathrm{I}} \mathrm{N}=384 \mathrm{kHz}$, Duty $=50 \%$ | - | 30 | 50 | ns |
| Turn OFF delay time | td OFF | $\mathrm{f}_{\mathrm{I}} \mathrm{N}=384 \mathrm{kHz}$, Duty=50\% | - | 30 | 50 | ns |
| Rise-up time | tr | $\mathrm{f}_{\mathrm{IN}}=384 \mathrm{kHz}$, Duty=50\% | - | 5 | 20 | ns |
| Fall time | tf | $\mathrm{f}_{\mathrm{IN}}=384 \mathrm{kHz}$, Duty $=50 \%$ | - | 5 | 20 | ns |

*1 : The maximum power transistor ON resistance( $\mathrm{R}_{\mathrm{DSON}}$ ) is $270 \mathrm{~m} \Omega$ (design guarantee value).
Note : The value of these characteristics were measured in Our test environment. The actual value in an end system will vary depending on the printed circuit board pattern, the components used, and other factors.

## Electrical Characteristics

(Reference value: The table below shows the reference value when FPGA equivalent to the Our reference model is used.)

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Output 1 | PO1 | THD $+\mathrm{N}=10 \%, \mathrm{f}_{\text {IN }}=1 \mathrm{kHz}, \mathrm{AES} 17$ | - | 10 | - | W |
| Output 2 | $\mathrm{P}_{\mathrm{O}} 2$ | $\mathrm{V}_{\mathrm{D}}=16 \mathrm{~V}, \mathrm{THD}+\mathrm{N}=10 \%, \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}, \mathrm{AES} 17$ | - | 15 | - | W |
| Total harmonic distortion | THD + N | $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W}, \mathrm{f}_{\mathrm{IN}}=1 \mathrm{kHz}, \mathrm{AES} 17$ | - | 0.1 | - | \% |

Note : The value of these characteristics were measured in Our test environment. The actual value in an end system will vary depending on the printed circuit board pattern, the components used, and other factors.


## Package Dimensions

unit : mm (typ)
3417


## Pin Assignment



Top view

## Reference data for thermal design

Overall view of substrate


Mounted on a specified board (Customer bread board rev.1.0): $90.0 \mathrm{~mm} \times 70.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ (two-layer) Material: glass epoxy
Pd max-Ta


1. Data of the Exposed Die-Pad (heat spreader) substrate as mounted represents the value in the state where the exposed Die-Pad surface is wet for $90 \%$ or more.
2. For the set design, derating design should be made while ensuring allowance.

Stresses to become an object of derating are the voltage, current, junction temperature, power loss and mechanical stresses including vibration, impact and tension.
Accordingly, these stresses must be as low or small as possible in the design.
Approximate targets for general derating are as follows:
(1) Maximum value $80 \%$ or less for the voltage rating.
(2) Maximum value $80 \%$ or less for the current rating.
(3) Maximum value $80 \%$ or less for the temperature rating.
3. After set design, be sure to verify the design with the product.

Also check the soldered state of the Exposed Die-Pad, etc. and verify the reliability of the soldered joint.
If any void or deterioration is observed in these sections, thermal conduction to the substrate is deteriorated, resulting in thermal damage of IC.

## Block Diagram



Pin Equivalent Circuit

| Pin No. | Pin name | I/O | Description | Equivalent Circuit |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\text { STBY }}$ | 1 | Standby mode control |  |
| 2 | MUTE | 1 | Muting control |  |

Continued on next page.

Continued from preceding page.

| Pin No. | Pin name | I/O | Description | Equivalent Circuit |
| :---: | :---: | :---: | :---: | :---: |
| 3 | $\overline{\text { SOS }}$ | 1 | Internal protection circuit detection output (OR output of the thermal detection, over-current, voltage drop protection, offset detection circuit) of an NPN open collector output type |  |
| $\begin{aligned} & 4 \\ & 5 \\ & 6 \\ & 7 \\ & \hline \end{aligned}$ | NC1 <br> NC2 <br> NC3 <br> NC4 |  | Non connection <br> Non connection <br> Non connection <br> Non connection |  |
| $\begin{gathered} 8 \\ 9 \\ 10 \\ 11 \end{gathered}$ | PWM_A1 <br> PWM_B1 <br> PWM_B2 <br> PWM_A2 | । | PWM input (plus input) of OUT_CH1_P <br> PWM input (negative input) of OUT_CH1_N <br> PWM input (negative input) of OUT_CH2_N <br> PWM input (plus input) of OUT_CH2_P |  |
| FIN | GND | - | ground |  |
| $\begin{aligned} & 12 \\ & 12 \\ & 14 \\ & 15 \\ & 16 \\ & 16 \\ & 17 \\ & 18 \\ & \hline \end{aligned}$ | NC5 <br> NC6 <br> NC7 <br> NC8 <br> NC9 <br> NC10 <br> NC11 |  | Non connection <br> Non connection <br> Non connection <br> Non connection <br> Non connection <br> Non connection <br> Non connection |  |
| 19, 20 | PVD2 | - | Power pin |  |
| $\begin{aligned} & 21,22 \\ & 26,27 \\ & 28,29 \\ & 33,34 \end{aligned}$ | OUT_CH2_P <br> OUT_CH2_N <br> OUT_CH1_N <br> OUT_CH1_P | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \end{aligned}$ | Output pin, Channel 2 plus Output pin, Channel 2 minus Output pin, Channel 1 minus Output pin, Channel 1 plus |  |
| 23 | BOOT_CH2_P | I/O | Bootstrap I/ O pin, channel 2 plus |  |
| 24 | $V_{\text {DD }}{ }^{\text {A2 }}$ | 0 | Internal power supply decoupling capacitor connection |  |
| 25 | BOOT_CH2_N | I/O | Bootstrap I/ O pin, channel 2 minus |  |
| 30 | BOOT_CH1_N | I/O | Bootstrap I/ O pin, channel 1 minus |  |
| 31 | $V_{\text {DD }}{ }^{\text {A1 }}$ | 0 | Internal power supply decoupling capacitor connection |  |
| 32 | BOOT_CH1_P | I/O | Bootstrap I/ O pin, channel 1 plus |  |
| 35, 36 | PVD1 | - | Power pin |  |

## Description of functions

## System Standby

The built-in 5 V regulator is turned ON / OFF by changing over "H" and "L" of "STBY". The regulator is turned OFF with "STBY" at "L" and ON with "STBY" at "H".
This signal also causes initialization of the internal logic initialization with "L" and the normal mode with "H".

## MUTE Function

The MUTE function is mainly for muting of the output and for reduction of pop noise at power ON.
Muting the output
The output PWM can be turned ON / OFF by changing over "H" and "L" of " $\overline{\text { MUTE }}$ ". The PWM output is stopped (putting all of PWM outputs at high impedance) with "MUTE" at "L" and enters the normal operation mode with "MUTE" at "H".

Sequence at power ON
To reduce the pop noise, turn ON power supply while controlling in the following timing ( $\mathrm{PWM}=\mathrm{BD}$ mode).
In particular, all of inputs of PWM must be held at "L" at canceling of MUTE function.


* Please observe the following items for the destruction prevention of the output transistor.
(1) Under all conditions must control the period at the " H " level about the PWM input so as not to become more than $200 \mu \mathrm{~s}$ when period of the "H" level MUTE and STBY signals both.


## Sequence at power OFF

To reduce the pop noise, turn OFF power supply while controlling in the following timing ( $\mathrm{PWM}=\mathrm{BD}$ mode).


## Protection Circuit

LV4924VH incorporates the over-current protection circuit, thermal protection circuit, supply voltage drop protection circuit and output offset detection protection circuit. Activation of any one of these circuits causes the $\overline{\text { SOS }}$ output pin to become active and thus "L".

Over-current protection circuit
This circuit is a protection circuit* to protect the output transistor from the over-current and compatible with any mode of lightning, ground fault, and load short-circuit.
Protection is done when the detection current value (about 6A) set inside IC is reached, forcing the output transistor to remain OFF for about $20 \mu \mathrm{~s}$. After forced OFF, the transistor returns automatically to the normal operation and performs protection again if the over-current continues to flow.


[^0] temporarily, and does not guarantee to offer the protection to prevent damage to IC.

Thermal protection circuit
This circuit detects the temperature $\left(150^{\circ} \mathrm{C}\right.$ or more) inside LSI for protection. While this protection circuit is active, the output Tr is turned OFF on both high- and low-sides, putting the output in the high-impedance state. This operation is also provided with the hysteresis.

Supply voltage drop protection circuit
To avoid unstable operation at low voltages, this circuit monitors the PVD pin voltage and turns ON the amplifier when this voltage exceeds the Attack voltage ( $\mathrm{V}_{\mathrm{D}}=7 \mathrm{~V}$ typ.). In addition, to avoid unstable operation when the PVD pin voltage has dropped because of certain reasons, the Recover voltage ( $\mathrm{V}_{\mathrm{D}}=6 \mathrm{~V}$ typ.) is set. Both Attack and Recover voltages have the hysteresis (about 1V) to prevent continuous ON / OFF operation of the supply voltage drop protection circuit.


Output offset detection protection circuit
This circuit is a protection circuit intended to alleviate burn of the loudspeakers when DC outputs to the BTL output for a certain period or more.
The circuit detects the case in which each BTL input of each channel continues to disagree (for about 300 ms ), turns OFF the output Tr on both high- and low-sides, and puts the output in the high-impedance state.

## Application Circuit



[^1]Characteristics Data: L=22 $\mu \mathrm{H}$ (TOKO: A7040HN-220M), $\mathrm{C}=0.33 \mu \mathrm{~F}$ (Matsuo: $553 \mathrm{M} 6302-334 \mathrm{~K}$ )




Icco - Ta







ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Amplifier IC Development Tools category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
EVAL-ADCMP566BCPZ EVAL-ADCMP606BKSZ AD8013AR-14-EBZ AD8033AKS-EBZ AD8044AR-EBZ AD8225-EVALZ ADA4859-3ACP-EBZ ADA4862-3YR-EBZ DEM-OPA-SO-2B AD744JR-EBZ AD8023AR-EBZ AD8030ARJ-EBZ AD8040ARU-EBZ AD8073JR-EBZ AD813AR-14-EBZ AD848JR-EBZ ADA4858-3ACP-EBZ ADA4922-1ACP-EBZ 551600075-001/NOPB DEM-OPA-SO2E THS7374EVM EVAL-ADCMP553BRMZ EVAL-ADCMP608BKSZ MIOP 42109 EVAL-ADCMP609BRMZ ADA4950-1YCP-EBZ MAX9928EVKIT+ MAX9611EVKIT MAX9937EVKIT+ MAX9934TEVKIT+ MAX44290EVKIT\# MAX2644EVKIT MAX2634EVKIT MAX4073EVKIT+ DEM-OPA-SO-2C MAX2643EVKIT ISL28158EVAL1Z MAX40003EVKIT\# MAX2470EVKIT MAX2473EVKIT MAX2472EVKIT MAX4223EVKIT MAX9700BEVKIT MADL-011014-001SMB DC1685A DEM-OPA-SO-2D MAX2670EVKIT\# DEM-OPA-SO-1E AD8137YCP-EBZ EVAL-ADA4523-1ARMZ


[^0]:    * The over-current protection circuit functions only to avoid the abnormal state, such as output short-circuit, etc.,

[^1]:    * $\overline{\mathrm{SOS}}$ of pin 3 is the open collector output.

    Therefore, to monitor this output with CPU, it is necessary to pull up (resistor: R1) at power supply of CPU, etc. When the output is not to be used (not to be monitored), it is not necessary to pull-up the resistor.

