## LV5636VH

Bi-CMOS Integrated Circuit DC/DC converter for BSICS antennas

ON Semiconductor ${ }^{\text {® }}$
http://onsemi.com

## Overview

LV5636VH integrates 1ch DC/DC boost converter and 1ch LDO. It is suitable as the power supply for BS/CS antennas of LCD/PDP TV and BD recorders that require automatic recovery without IC destruction and malfunction when the output is short-circuited.

## Functions

DC/DC boost converter

- Soft-start time: 2.6 ms
- Pulse by pulse over-current limiter

LDO

- Over-current limiter (Fold back)

ALL

- Under-voltage lockout
- Power good
- Output voltage setting resistor
- Frequency 1 MHz operation
- Short circuit protector (constant timer: 1.6 ms )
- Thermal shut-down protector
- Power good delay function
- Output voltage switching function (BS/CS)


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\text {CC }}$ maximum supply voltage | $\mathrm{V}_{\text {CC }}$ max |  | -0.3 to 25 | V |
| LDOIN maximum input voltage | $\mathrm{V}_{\text {LDOIN }} \max$ |  | -0.3 to 30 | V |
| SW maximum voltage | $\mathrm{V}_{\text {SW }} \max$ |  | -0.3 to 30 | V |
| Allowable power dissipation | Pd max | ${ }^{*} 1$ | 1.45 | W |
| Operating temperature | Topr |  | -30 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Operating junction temperature | Tjopr |  | -30 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

*1: When mounted on the specified printed circuit board ( $32.0 \mathrm{~mm} \times 38.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ), glass epoxy, double sides board
Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LV5636VH
Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | ---: | :---: |
| $V_{\text {CC }}$ supply voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 8 to 23 | V |
| LDOIN input voltage | $\mathrm{V}_{\text {LDOIN }}$ |  | 8 to 28 | V |
| SW voltage | $\mathrm{V}_{\text {SW }}$ |  | -0.3 to 28 | V |
| EN voltage | $\mathrm{V}_{\text {EN }}$ |  | 0 to 23 | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{CTL}}=2 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| ALL |  |  |  |  |  |  |
| Supply current | ICC | Switching is turned off |  | 2.1 | 4.0 | mA |
|  | IOFF | EN=0V, LDOIN=0V |  |  | 10 | $\mu \mathrm{A}$ |
| Reference voltage | VREF |  |  | 1.26 |  | V |
| LDO output voltage | LDOOUT1 | CTL=High | (-2\%) | 15.9 | (2\%) | V |
|  | LDOOUT2 | CTL=Low | (-2\%) | 11.7 | (2\%) | V |
| DCDC output voltage | DCDCOUT1 | CTL=High | (-2\%) | 16.5 | (2\%) | V |
|  | DCDCOUT2 | CTL=Low | (-2\%) | 12.3 | (2\%) | V |
| Enable voltage | $V_{\text {EN }}$ |  | 2.0 |  |  | V |
| Disable voltage | $\mathrm{V}_{\text {DIS }}$ |  |  |  | 0.4 | V |
| EN input current | IEN | $\mathrm{V}_{\mathrm{EN}}=2.0 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| PGOOD threshold | $V_{\text {PG }}$ | Power-good output is "good" when LDO is $85 \%$ or higher of the setting value. |  | 85 |  | \% |
| PGOOD sink current | ${ }^{\text {IPG }}$ | Where power-good output is "no good" and $\mathrm{V}_{\mathrm{PGOOD}}=0.5 \mathrm{~V}$. |  | 1.0 |  | mA |
| PGOOD leak current | ${ }^{\text {IPGGLK}}$ | Where power-good output is "good" and $\mathrm{V}_{\mathrm{PGOOD}}=2 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| PGDLY source current | ${ }^{\text {IPGGLLY }}$ |  | 3.84 | 4.8 | 5.76 | $\mu \mathrm{A}$ |
| PGDLY threshold | $V_{\text {PGDLY }}$ |  |  | 1.26 |  | V |
| CTL high voltage | $\mathrm{V}_{\text {CTL }} \mathrm{H}$ | 15 V output setting | 2.0 |  |  | V |
| CTL low voltage | $\mathrm{V}_{\text {CTLL }}$ | 11V output setting |  |  | 0.4 | V |
| CTL input current | ${ }^{\text {I CTL }}$ | $\mathrm{V}_{\text {CTL }}=2 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| UVLO on voltage | VUVLO |  |  | 7.0 |  | V |
| Thermal shutdown temperature | TTSD | *2 |  | 155 |  | ${ }^{\circ} \mathrm{C}$ |
| TSD hysteresis | THYS | *2 |  | 30 |  | ${ }^{\circ} \mathrm{C}$ |
| DC/DC boost converter |  |  |  |  |  |  |
| FB output voltage "Low" | FB low | $\mathrm{IN}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{FB}}=-20 \mu \mathrm{~A}$ ( sink) |  |  | 0.2 | V |
| FB output voltage "High" | HB high | $\mathrm{IN}=2.0 \mathrm{~V}, \mathrm{I}_{\mathrm{FB}}=20 \mu \mathrm{~A}$ (source) | 1.8 |  |  | $\checkmark$ |
| Soft-start time | TSS |  |  | 2.6 |  | ms |
| Oscillator frequency | fosc |  |  | 1 |  | MHz |
| Max ON duty | D max |  |  | 85 |  | \% |
| SW ON resistance | RON |  |  | 0.7 |  | $\Omega$ |
| SW peak current | IPK |  |  | 1.8 |  | A |
| SCP timer | tSCP |  |  | 1.6 |  | ms |
| LDO |  |  |  |  |  |  |
| Maximum output current | 10 max |  | 450 | 620 | 800 | mA |
| Line regulation | $\mathrm{R}_{\mathrm{LN}}$ | 16.5 V < LDOIN < 21.5 V |  |  | 20 | mV |
| Load regulation | $\mathrm{R}_{\text {LD }}$ | 10 mA - O - 300 mA |  |  | 50 | mV |
| Dropout voltage | V ${ }_{\text {DROP }}$ | $\mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
| Short current | ISHORT | LDOOUT=GND |  |  | 100 | mA |

*2: Design guarantee value.

Package Dimensions
unit : mm (typ)
3313



Specified board ( $32 \mathrm{~mm} \times 38 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy, double side board)


## Block diagram and Application circuit



## Start and stop

Output waveform during start and stop is shown below.


## Pin arrangement



Top view

Pin function

| Pin No. | Pin name | Function | Equivalent circuit |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 2 \\ & 7 \end{aligned}$ | LDOOUT <br> LDOIN <br> SGND | LDO output <br> LDO input <br> Signal ground |  |
| 5 | IN | DC/DC error amplifier input |  |
| 6 | FB | DC/DC error amplifier output |  |
| 8 | PGOOD | Power good output |  |

Continued from preceding page.

| Pin No. | Pin name | Function | Equivalent circuit |
| :---: | :---: | :---: | :---: |
| 9 | PGDLY | PGDLY capacitor connection pin for delay time setting |  |
| 10 | CTL | $15 \mathrm{~V}, 11 \mathrm{~V}$ output voltage switching |  |
| $\begin{aligned} & 11 \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{EN} \\ & \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | Enable <br> Power supply |  |
| $\begin{gathered} 14 \\ \text { Fin } \end{gathered}$ | SW PGND | DC/DC open drain output Power ground | VREG |

## Function overview

(1) UVLO (Under Voltage Lockout)

UVLO stops outputs of both DC/DC and to LDO to prevent malfunction when $\mathrm{V}_{\mathrm{CC}}$ decreases. UVLO operates when $V_{C C}$ falls below the UVLO voltage. This function is a non-latch-type, and recovers these outputs automatically when $V_{C C}$ exceeds the UVLO voltage.
(2) Power good

Power good notifies that the output voltage of LDO is within the range of the setting voltage. The output is judged to be "power good" when both outputs are $85 \%$ or higher compared to the setting voltages. If the output voltage falls below $85 \%$, PGOOD output becomes $\mathrm{H} \rightarrow \mathrm{L}$ (No Good). At "Good" $\rightarrow$ "No Good", delay time can be set. It explains this at (3). When $\mathrm{EN}=\mathrm{L}$ (OFF), PGOOD output is H .
[ Power good circuit diagram]

(3) Power good delay

If the output voltage of LDO falls below $85 \%$, charge at $4.8 \mu \mathrm{~A}$ constant starts to PGDLY capacitor for delay time setting. When PGDLY voltage exceeds the threshold voltage (=VREF), PGOOD voltage reaches to the threshold voltage, PGDLY capacitor using the following formula because delay time (tPGDLY) depends on capacitance.

$$
\text { CPGDLY }=(\text { IPGDLY } \times \text { tPGDLY }) / \text { VREF }
$$

## [PGDLY circuit diagram]


(4) Pulse-by-Pulse over current protection ( P by P )

The P by P stops switch-on operation of a certain cycle by force when the current of power MOSFET reaches the maximum output peak current.

## [P by P circuit diagram]



If the peak current $>1.8 \mathrm{~A}$,
switching_on operation during
the cycle stops compulsorily
(5) Short circuit protector (SCP)

When output voltage of DC/DC decreases due to short-circuit; for example, SCP latches off the outputs of DC/DC and LDO by timer.
When output voltage of DC/DC decreases and FB that is the error amplifier output turns to H , the internal counter starts, latch-off occurs after 1.6 ms .
To restart the output after latch-off, you need to input EN signal again.
(6) Output voltage switching function

Where CTL=High, 15 V output setting is selected.
Where CTL=Low, 11 V output setting is selected.

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Management IC Development Tools category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
EVAL-ADM1168LQEBZ EVB-EP5348UI MIC23451-AAAYFL EV MIC5281YMME EV DA9063-EVAL ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP130-1.8-EVALZ ADP1712-3.3-EVALZ ADP1714-3.3-EVALZ ADP1715-3.3EVALZ ADP1716-2.5-EVALZ ADP1740-1.5-EVALZ ADP1752-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6EVALZ ADP1873-0.6-EVALZ ADP1874-0.3-EVALZ ADP1882-1.0-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP21021.875EVALZ ADP2102-1.8-EVALZ ADP2102-2-EVALZ ADP2102-3-EVALZ ADP2102-4-EVALZ ADP2106-1.8-EVALZ ADP2147CB110EVALZ AS3606-DB BQ24010EVM BQ24075TEVM BQ24155EVM BQ24157EVM-697 BQ24160EVM-742 BQ24296MEVM-655 BQ25010EVM BQ3055EVM NCV891330PD50GEVB ISLUSBI2CKIT1Z LM2744EVAL LM2854EVAL LM3658SD-AEV/NOPB LM3658SDEV/NOPB LM3691TL-1.8EV/NOPB LM4510SDEV/NOPB LM5033SD-EVAL LP38512TS-1.8EV


[^0]:    ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

