**Bi-CMOS LSI** 

# **LV5685PV**



http://onsemi.com

# System Power Supply IC for Automotive Infotainment **Multiple-Output Linear Voltage Regulator**

## Overview

The LV5685PV is a multiple output linear regulator IC, which allows reduction of quiescent current. The LV5685PV is specifically designed to address automotive infotainment systems power supply requirements.

The LV5685PV integrates 5 linear regulator outputs, 2 high side power switches, I<sup>2</sup>C-bus communication, ACC detection, battery voltage detection, over-current limiter, overvoltage protection and thermal shut down. Supply for VDD and SW33V outputs is low voltage specification, which enables drastic reduction of power dissipation compared to the existing model.

#### **Function**

- Low consumption current: 65μA (typ, only V<sub>DD</sub> output is in operation)
- 5 regulator outputs

VDD for microcontroller: output voltage: 3.3V, maximum output current: 350mA

For system: output voltage: 3.3/5V(set by I<sup>2</sup>C-bus), maximum output current: 450mA

For audio: output voltage: 5/8.5/9/11.5V(set by I<sup>2</sup>C-bus), maximum output current: 250mA

For illumination: output voltage: 5/8/10.5/12V(set by I<sup>2</sup>C-bus), maximum output current: 300mA

For CD: output voltage: 5/6/7/8V(set by I<sup>2</sup>C-bus), maximum output current: 1300mA

• 2 high side switches

EXT: Maximum output current: 350mA, voltage difference between input and output: 0.5V ANT: Maximum output current: 300mA, voltage difference between input and output: 0.5V

• ACC detection circuit

detection voltage 2.7/3.2/3.6/4.2V (set by I<sup>2</sup>C-bus)

• Battery voltage detection (BDET): V<sub>CC</sub>2

Low voltage detection(UVDET): detection voltage 6/7/7.8/9V(set by I<sup>2</sup>C-bus)

Over voltage detection(OVDET): detection voltage 18V

• FLG output

CMOS output of ACC-detection/UVDET/OVDET/OVP

• I<sup>2</sup>C-bus communication interface

Each output except V<sub>DD</sub> is independently enabled/disabled. ILM/CD/AUDIO/ACC/UV voltage setting. Read back supported: Output voltage setting, Output over-current, FLG(ACC/UV/OVDET/OVP)

• Supply input

V6IN: 6V for V<sub>DD</sub>, system(SW33V)

V<sub>CC</sub>1: For internal reference voltage, control circuitry


In case of voltage drop of V6IN,  $V_{CC1}$  supplies  $V_{DD}$  output.

V<sub>CC</sub>2: For AUDIO/ILM/CD/EXT/ANT

- Over-current protection
- Overvoltage protection(OVP):

V<sub>CC</sub>1, V<sub>CC</sub>2 Typ 23V (All outputs except V<sub>DD</sub> are turned off)

• Thermal shutdown: Typ 175°C



HZIP15

## ORDERING INFORMATION

See detailed ordering and shipping information on page 29 of this data sheet.

<sup>\*</sup> I<sup>2</sup>C Bus is a trademark of Philips Corporation.


# **Specifications**

**Absolute Maximum Ratings** at Ta = 25°C


Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vcc max V6in max	VCC1,VCC2 V6IN	36 7	V
Input voltage	Vio max	SDA,SCL,FLG ACCIN	7 36	V
Allowable power dissipation	Pd max Ta ≤ 25°C	-Independent IC -Al heatsink (50 * 50 * 1.5mm³) is used -Size of heatsink: infinite	1.3 5.3 26	W
Peak supply voltage	Vcc peak	VCC1/VCC2/ACCIN  • See the test waveform below	50	V
Operating ambient temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +150	°C
Junction temperature	Tjmax		+150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

• Waveform of surge test (VCC1,VCC2,ACCIN)



• Allowable power dissipation derating curve



(a) Independent IC (b)Aluminum heat-sink (50×50×1.5mm3) Heat-sink tightening condition tightening torque: 39N•cm, with silicone grease

# **Recommended Operating Conditions** at Ta = 25°C

## ■VCC1

Parameter	Conditions	Ratings	Unit
Operating supply voltage1	VDD output	7 to 16	V

## ■VCC2


Parameter	Conditions	Ratings	Unit
Operating cumply voltage?	ILM(10.5V) output	12.5 to 16	<b>V</b>
Operating supply voltage2	ILM(8V) output	10 to 16	V
Operating supply voltage3	AUDIO(8.5V) output	9.5 to 16	V
Operating supply voltage4	CD(8V) output(Io=1.3A)	10.5 to 16	V
	CD(8V) output(lo≤ 1A)	10 to 16	V
Operating supply voltage5	EXT output, ANT output	7.5 to 16	V

#### ■V6IN

Parameter	Conditions	Ratings	Unit
	VDD output	5.1 to 6.5	V
Operating supply voltage6	SW33V(3.3V) output	5.1 to 6.5	٧
	SW33V(5V) output	5.7 to 6.5	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

• "Maximum Rating" and "Recommended operating range"



- (\*1) Each lower limit value is determined by "Output voltage"-"Dropout voltage".
- (\*2) Operating in VCC1→VDD current path

Conditions

Min

Тур

Max

Unit

**Electrical Characteristics** at Ta = 25°C(\*1), VCC1=VCC2=14.4V, V6IN=6V

Symbol

Parameter

Farameter	Symbol	Conditions	IVIIII	тур	IVIAX	Offic
Quiescent current	Icc	VDD w/out load, V6IN=0V, ACCIN=0V I <sup>2</sup> C register Gr0/Gr1/Gr2=00h		65	100	μΑ
VDD output (3.3V)						
Output voltage	Vo1	Io1=200mA	3.13	3.3	3.47	V
Output current	lo1	Vo1≥ 3.1V	350			mA
Line regulation	ΔVo <sub>LN</sub> 1	5.7V <v6in<6.5v, io1="200mA" or<br="">V6IN=0V, 7.5V<vcc1<16v, io1="200mA&lt;/td"><td></td><td>30</td><td>90</td><td>mV</td></vcc1<16v,></v6in<6.5v,>		30	90	mV
Load regulation	$\Delta Vo_{LD}1$	1 mA <lo1<200ma< td=""><td></td><td>70</td><td>150</td><td>mV</td></lo1<200ma<>		70	150	mV
Dropout voltage1	V <sub>DROP</sub> 11	lo1=200mA, V6IN=0V (applicable to VCC1→VDD)		0.5	1.0	V
Dropout voltage2	V <sub>DROP</sub> 12	Io1=200mA (applicable to V6IN→VDD, design target)		1.1	1.3	V
Ripple rejection(*2)	R <sub>REJ</sub> 1	f=120Hz,V6IN or VCC1=0.5Vpp lo1=200mA	40	50		dB
V6IN detection voltage	V6det	V6IN rising, VCC1→V6IN switch(*3)	4.7	4.85	5.0	V
V6IN detection hysterisis	V6hys			100		mV
decreased to approxim	ately "V6II	<u>_</u>	nay be dro	opped whe	en V6IN vo	oltage is
SW33V output (3.3V/			2.42	2.2	2.47	V
Output voltage1	Vo21	lo2=200mA, SW_V=0	3.13	3.3	3.47	V
Output voltage2	Vo22	lo2=200mA, SW_V=1	4.75	5.0	5.25	
Output current	102	Vo21≥3.1V, Vo22≥4.7V	450	20	00	mA m\/
Line regulation	1	5.7V <v6in<6.5v, lo2="200mA&lt;/td"><td></td><td>30</td><td>90</td><td>mV</td></v6in<6.5v,>		30	90	mV
Load regulation	1	1 mA <lo2<200ma< td=""><td></td><td>70</td><td>150</td><td>mV</td></lo2<200ma<>		70	150	mV
Dropout voltage  Ripple rejection(*2)	V <sub>DROP</sub> 2	Io2=200mA f=120Hz, V6IN or VCC1=0.5Vpp Io2=200mA	40	0.25 50	0.5	V dB
ILM output (5-12V); I	⊥ LM_EN=1					
Output voltage1	Vo31	lo3=200mA, ILM_V[1:0]=00	4.75	5.0	5.25	V
Output voltage2	Vo32	Io3=200mA, ILM V[1:0]=01	7.6	8.0	8.4	V
Output voltage3	Vo33	Io3=200mA, ILM_V[1:0]=10	9.97	10.5	11.03	V
Output voltage4	Vo34	Io3=200mA, ILM V[1:0]=11	11.4	12	12.6	V
Output current			300			mA
Output current	lo3					
Line regulation	+	Vo+2V <vcc2<16v, io3="200mA&lt;/td"><td></td><td>30</td><td>90</td><td>mV</td></vcc2<16v,>		30	90	mV
	$\Delta Vo_{LN}3$	Vo+2V <vcc2<16v, io3="200mA&lt;br">1 mA<io3<200ma< td=""><td></td><td>30 70</td><td>90 150</td><td>mV mV</td></io3<200ma<></vcc2<16v,>		30 70	90 150	mV mV
Line regulation	$\Delta Vo_{LN}3$ $\Delta Vo_{LD}3$					
Line regulation  Load regulation	$\Delta Vo_{LN}3$ $\Delta Vo_{LD}3$ $V_{DROP}3$	1 mA <lo3<200ma< td=""><td></td><td>70</td><td>150</td><td>mV</td></lo3<200ma<>		70	150	mV

Continued on next page

Continued from preceding page.	1	<u> </u>				1				
Parameter					Max	Unit				
CD output (5-8V); CD_EN=1  Output voltage1										
Output voltage1	Vo41	Vo41 lo4=1000 mA, CD_V[1:0]=00 4.75 5.0 5.25								
Output voltage2	Vo42	lo4=1000 mA, CD_V[1:0]=01	5.7	6.0	6.3	V				
Output voltage3	Vo43	lo4=1000 mA, CD_V[1:0]=10	6.65	7.0	7.35	V				
Output voltage4	Vo44	lo4=1000 mA, CD_V[1:0]=11	7.6	8.0	8.4	V				
Output current	lo4	Vo41≥4.7V, V44≥7.6V	1300			mA				
Line regulation	$\Delta Vo_{LN}4$	Vo+2V <vcc2<16v,lo4=1000ma< td=""><td></td><td>50</td><td>100</td><td>mV</td></vcc2<16v,lo4=1000ma<>		50	100	mV				
Load regulation	$\Delta Vo_{LD}4$	10mA <lo4<1000ma< td=""><td></td><td>100</td><td>200</td><td>mV</td></lo4<1000ma<>		100	200	mV				
Dropout voltage1	V <sub>DROP</sub> 4	lo4=1000mA		0.9	1.5	V				
Dropout voltage2	V <sub>DROP</sub> 4'	Io4=500mA		0.45	0.75	V				
Ripple rejection(*2)	R <sub>REJ</sub> 4	f=120Hz ,lo4=1000mA	40	50		dB				
AUDIO output (5-1	1.5V); AU	DIO_EN=1								
Output voltage1	Vo51	lo5=150mA, AUD_V[1:0]=00	4.75	5.0	5.25	V				
Output voltage2	Vo52	lo5=150mA, AUD_V[1:0]=01	8.13	8.5	8.87	V				
Output voltage3	Vo53	lo5=150mA, AUD_V[1:0]=10	8.55	9.0	9.45	V				
Output voltage4	Vo54	lo5=150mA, AUD_V[1:0]=11	lo5=150mA, AUD_V[1:0]=11 10.9 11.			V				
Output current	lo5	250			mA					
Line regulation	$\Delta Vo_{LN}5$	Vo+1V <vcc2<16v,lo5=150ma< td=""><td></td><td>30</td><td>90</td><td>mV</td></vcc2<16v,lo5=150ma<>		30	90	mV				
Load regulation	$\Delta Vo_{LD}5$	1mA <lo5<150ma< td=""><td></td><td>70</td><td>150</td><td>mV</td></lo5<150ma<>		70	150	mV				
Dropout voltage	V <sub>DROP</sub> 5	lo5=150mA		0.25	0.45	V				
Ripple rejection(*2)	R <sub>REJ</sub> 5	f=120Hz, lo5=150mA	40	50		dB				
EXT_HS-SW; EXT_	EN=1									
Output voltage	Vo6	lo6=350mA	Vcc2-1.0	Vcc2-0.5		V				
Output current	lo6	Vo6≥VCC2-1.0	350			mA				
ANT_HS-SW; ANT_	_EN=1									
Output voltage	Vo7	Io7=300mA	Vcc2-1.0	Vcc2-0.5		V				
Output current	lo7	Vo7≥VCC2-1.0	300			mA				
ACC detection										
Detection voltage1	Vacc1	ACC_V[1:0]=00, ACCIN falling	2.62	2.7	2.78	V				
Detection voltage 2	Vacc2	ACC_V[1:0]=01, ACCIN falling	3.1	3.2	3.3	V				
Detection voltage 3	Vacc3	ACC_V[1:0]=10, ACCIN falling	3.49	3.6	3.71	V				
Detection voltage 4	Vacc4	ACC_V[1:0]=11, ACCIN falling	4.07	4.2	4.33	V				
Release voltage1	Vaccr1	ACC_V[1:0]=00, ACCIN rising	2.81	2.9	2.99	V				
Release voltage 2	Vaccr2	ACC_V[1:0]=01, ACCIN rising	3.3	3.4	3.5	V				
Release voltage 3	Vaccr3	ACC_V[1:0]=10, ACCIN rising	3.68	3.8	3.92	V				
Release voltage 4	Vaccr4	ACC_V[1:0]=11, ACCIN rising	4.26	4.4	4.54	V				
Threshold hysterisis	Vachs	, , , , , , , , , , , , , , , , , ,		0.2		V				
11,000,010	. 5.51.15		1	<b>∪.</b> ∠		I				

Continued on next page

Continued from preceding page.

Continued from preceding page.		+	1	1		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Under-Voltage dete	ction(UV	(DET)	1			
detection voltage1	Vuv1	VCC2 falling, UVD_V[1:0]=00 5.82 6.0 6				V
detection voltage2	Vuv2	VCC2 falling, UVD_V[1:0]=01	6.79	7.0	7.21	V
detection voltage3	Vuv3	VCC2 falling, UVD_V[1:0]=10	7.56	7.8	8.04	V
detection voltage4	Vuv4	VCC2 falling, UVD_V[1:0]=11	8.73	9.0	9.27	V
release voltage1	Vuvr1	VCC2 rising, UVD_V[1:0]=00	6.06	6.25	6.43	V
release voltage2	Vuvr2	VCC2 rising, UVD_V[1:0]=01	7.13	7.35	7.57	V
release voltage3	Vuvr3	VCC2 rising, UVD_V[1:0]=10	8.05	8.3	8.55	V
release voltage4	Vuvr4	VCC2 rising, UVD_V[1:0]=11	9.40	9.7	9.99	V
detection hysterisis1	Vuvhs1	UVD_V[1:0]=00		0.25		V
detection hysterisis2	Vuvhs2	UVD_V[1:0]=01		0.35		V
detection hysterisis3	Vuvhs3	UVD_V[1:0]=10		0.5		V
detection hysterisis4	ction hysterisis4 Vuvhs4 UVD_V[1:0]=11 0.7					V
Over-Voltage detec	tion(OVE	DET)				
detection voltage	Vovd	/ovd VCC2 rising		18	19	V
detection hysterisis	Vodhys			0.5		V
Over-Voltage prote	ction(OV	P)				
detection voltage	Vovp	VCC1/VCC2 rising, output disabled		23		V
detection hysterisis	Vovhys			0.5		V
V6IN Shutdown det	ection(V	6SDN)				_
detection voltage	V6sdn	V6IN falling, output disabled	0.6	1.02	1.4	V
detection hysterisis	V6sdhs			80		mV
FLG output						
FLG "H" voltage	VflgH	Isource=1mA		VDD-0.3	VDD	V
FLG "L" voltage	VflgL	Isink=1mA		0.3	0.4	V
I <sup>2</sup> C-BUS I/F; SCL,S	DA					
Input "L" voltage	V <sub>IL</sub>		0		0.4	V
Input "H" voltage	V <sub>IH</sub>		2.8	3.3	5.5	V
SDA "L" voltage	V <sub>OL</sub>	Isink=1mA, ACK or data read		0.3	0.4	V

<sup>(\*1)</sup> All the specification is defined based on the tests performed under the conditions where Tj and Ta(=25°C) are almost equal. These tests were performed with pulse load to minimize the increase of junction temperature (Tj).

# (\*2) guaranteed by design

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## **TYPICAL CHARACTERISTICS**

17.4

17.3

17.2


-50

0

50

temp(deg.)

100



22

21.8

150


-50


0


100


temp(deg.)


150










































,25°¢

-85°C

8.0

I<sup>2</sup>C-bus Interface timing

Parameter	Symbol	min	typ	max	unit
SCL clock frequency	fSCL	0		400	kHz
START condition hold time	tHD;STA	0.6			us
SCL "L" pulse-width	tLOW	1.3			us
SCL "H" pulse-width	tHIGH	0.6			us
DATA hold time	tHD;DAT	0			us
DATA setup time	tSU;DAT	0.1			us
SDA/SCL rise time	tr			0.3	us
SDA/SCL fall time	tf			0.3	us
STOP condition setup time	tSU;STO	0.6			us
Bus free time	tBUF	1.3			us
between STOP and START condition					
Bus line load capacitance	Cb			400	pF



# I<sup>2</sup>C bus interface format (MSB first)

This part is I<sup>2</sup>C controlled power supply, using 2 wires of SCL,SDA.

The communication protocol comprises start-condition, device-address, sub-address, data and stop-condition.


Every 8bits are followed by ACK bit, and the receiver device pulls down SDA line during ACK period.

This part doesn't accept sub-address auto increment format. (Single data byte write per a communication.)


The protocol in Read-mode comprises start-condition, device-address, data1, data2 and stop-condition.

(Note)The I<sup>2</sup>C-bus communication may be unstable when VDD voltage is not stable or out of specification range, since I<sup>2</sup>C-BUS circuitry is supplied by VDD.

## Write mode



# Read mode



#### · Device address

S6	S5	S4	S3	S2	S1	S0	R/W
0	0	0	1	0	0	0	1/0

# Register map

# Write

	D7	D6	D5	D4	D3	D2	D1	D0	init
PM	ILM_EN	CD_EN	AUDIO_EN	SW33_EN	EXT_EN	ANT_EN			00000000
VCTL	ILM_V1	ILM_V0	CD_V1	CD_V0	AUD_V1	AUD_V0	SW_V		00000000
DET	ACC_V1	ACC_V0	UVD_V1	UVD_V0	FLGMD1	FLGMD0			00000000

# Read

	D15	D14	D13	D12	D11	D10	D9	D8	init
VCTL	ILM_V1	ILM_V0	CD_V1	CD_V0	AUD_V1	AUD_V0	SW_V	V6DET	00000000
			_			_			
	D7	D6	D5	D4	D3	D2	D1	D0	init
FLG	ACCUV	UV	OV	OVP	V6SDN	OC	0	0	00000000

Write Register explanation

	The region explanation					
ADR	bit	Name	init	Description		
00h	7	ILM_EN	0	ILM output enable 1: ON 0: OFF		
	6	CD_EN	0	CD output enable 1: ON 0: OFF		
	5	AUDIO_EN	0	AUDIO output enable 1: ON 0: OFF		
	4	SW33_EN	0	SW33 output enable 1: ON 0: OFF		
	3	EXT_EN	0	EXT output enable 1: ON 0: OFF		
	2	ANT_EN	0	ANT output enable 1: ON 0: OFF		
	1		0			
	0		0			

ADR	bit	Name	init	Description	
01h	[7:6]	ILM_V[1:0]	00	ILM output voltage(*) 11: 12V 10: 10.5V 01: 8V 00: 5V	
	[5:4]	CD_V[1:0]	00	CD output voltage(*) 11: 8V 10: 7V 01: 6V 00: 5V	
	[3:2]	AUD_V[1:0]	00	AUDIO output voltage(*) 11: 11.5V 10: 9V 01: 8.5V 00: 5V	
	1	SW_V	0	SW33V output voltage(*) 1: 5V 0: 3.3V	
	0		0		

<sup>(\*) &</sup>quot;Output voltage setting" is only valid when corresponding output is set disabled(xxx\_EN=0). It is ignored when the output is set enabled(xxx\_EN=1).

ADR	bit	Name	init	Description	
02h	[7:6]	ACC_V[1:0]	00	ACC detection voltage 11: 4.2V 10: 3.6V 01: 3.2V 00: 2.7V	
	[5:4]	UVD_V[1:0]	00	UVDET detection voltage 11: 9V 10: 7.8V 01: 7V 00: 6V	
	[3:2]	FLGMD[1:0]	00	FLG output mode 11/10: BDET only 01: ACC only, 00: ACC/BDE	
	1		0		
	0		0		


Read Register explanation

	Tregioter explanation				
ADR	bit	Name	init	Description	
	[15:14]	ILM_V[1:0]	00	ILM output voltage 11: 12V 10: 10.5V 01: 8V 00: 5V	
	[13:12]	CD_V[1:0]	00	CD output voltage 11: 8V 10: 7V 01: 6V 00: 5V	
	[11:10]	AUD_V[1:0]	00	AUDIO output voltage 11: 11.5V 10: 9V 01: 8.5V 00: 5V	
	9	SW_V	0	SW33V output voltage 1: 5V 0: 3.3V	
	8	V6DET	0	V6INDET / Supply for VDD 1: V6IN 0: VCC1	
	7	ACCUV	0	ACC detection 1: Under voltage 0: Nornmal	
	6	UV	0	Under voltage detection 1: Under voltage 0: Normal	
	5	OV	0	Over voltage detection 1: Over Voltage 0: Normal	
	4	OVP	0	Over voltage protection 1: Over Voltage Protection 0: Normal	
	3	V6SDN	0	V6IN shutdown detection 1: V6IN shutdown 0: V6IN applied	
	2	ОС	0	Output Over Current 1: Over current 0: Normal	
	1		0		
	0		0		

# **Package Dimensions**


unit: mm

HZIP15 CASE 945AB ISSUE A






## **SOLDERING FOOTPRINT\***



NOTE: The measurements are not to guarantee but for reference only.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **GENERIC MARKING DIAGRAM\***




XXXXX = Specific Device Code Y = Year

M = Month

DDD = Additional Traceability Data

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " •", may or may not be present.

# **Application Circuit Example**




# ■Peripheral parts


Part name	Description	Recommended value	Note
C1,C2	Capacitor for EXT/ANT output	greater than 2.2µF	
	stabilization		
C3,C4,C5,	output stabilization capacitor	greater than10µF(*1)	
C10,C13			
C7,C9,C12	Capacitor	C7: greater than 100μF	Make sure to
	for bypass power supply	C9,C12: greater than 47μF	implement close
C6,C8,C11	Capacitor for oscillation protector	greater than 0.22μF	to VCC and GND.
D1,D2,D3,D4	Internal device protection diode	ON Semiconductor	
		SB1003M3	
D5	Reverse current protection diode	ON Semiconductor	
		SB1003M3	

<sup>(\*1)</sup> Make sure that output capacitors are greater than 10uF and meets the condition of ESR=0.001 to  $10\Omega$ , in which voltage/temperature dependence and unit differences are taken into consideration. Moreover, in case of electrolytic capacitor, high-frequency characteristics should be sufficiently good.

# **Block Diagram**



# ■Timing Chart



Note: The above values are obtained when typ. All the voltage setting are default values

## **Functional Description**

#### [Standby mode]

When VCC1 is applied, internal control circuitry is automatically reset and goes into Stand-by mode.

In Stand-by mode, following functions are active.

VDD(3.3V) output

l<sup>2</sup>C-bus communication (except for "PM" register)

Over voltage protection(OVP)/UVDET/OVDET/ACC detection/FLG output

Thermal shutdown(TSD)

# [VCC1/VCC2/V6IN]

VCC1 supplies VDD and common circuitry such as reference voltage, internal control circuitry. So VCC1 input is necessary for any operation of this device.

VCC2 is the supply for AUDIO/ILM/CD/EXT/ANT outputs.

LV5685PV has the tolerance value of 50V against VCC1/2 and ACCIN peak surge voltage, but for more safety set design, adding power clamp, such as power zener diode, on battery connected line is recommended in order to absorb applied surge.

LV5685PV has no protection against battery reverse connection, so adding Schottky diode is recommended to prevent a negative voltage.

V6IN is the supply for SW33V. V6IN also supplies VDD when V6IN voltage exceeds 4.85V(typ).

When VCC2 and V6IN is applied, ILM/CD/AUDIO/SW33/EXT/ANT output can be set enable via I<sup>2</sup>C-bus.

When V6IN is lower than 1.1V(typ)(max:1.5V), output enable command above can't be accepted.

## [Controls]

The functions of LV5685PV can be controlled via I2C bus. See "I2C bus interface format" term for details.

## [Linear Regulators]

### **VDD** output

When VCC1 is applied, VDD output is active regardless of control states. When V6IN is applied and the voltage exceeds 4.85V(typ), supply for VDD output switches from VCC1 to V6IN in order to reduce power dissipation.

See "VDD regulator circuit description" term for detail.

#### SW33V/CD/AUDIO/ILM output

These outputs are individually enabled or disabled via I<sup>2</sup>C-bus.

The voltage of each output can be selected via  $I^2C$ -bus. These commands must be set prior to enabling corresponding output. If you change the voltage for these outputs, be sure to do it after the output is set disabled. In order to avoid unwanted output voltage change, each "output voltage setting" is accepted only when corresponding output is set disabled(xxx\_EN=0). The "output voltage setting" is ignored if the output is set enabled(xxx\_EN=1).

Output voltage setting can be referred by reading via I<sup>2</sup>C-bus(VCTL register). It is strongly recommended to read and check VCTL register value just before setting enable the output in order to avoid unwanted output voltage change even in case if communication error were to happen and incorrect voltage setting were written to the device.

Each regulator output limits output current if the output gets over-loaded condition. The limit current decreases as the output voltage gets lower, in order to reduce the stress applied to the device.

All regulators in LV5685PV are low dropout outputs, because the output stage of all regulators is P-channel LDMOS.

When you select output capacitors for linear regulators, you should consider three main characteristics: startup delay, transient response and loop stability. The capacitor values and type should be based on cost, availability, size and temperature constraints. Tantalum, Aluminum electrolytic, Film, or Ceramic capacitors are all acceptable solutions. However, attention must be paid to ESR constraints. The aluminum electrolytic capacitor is the least expensive solution, but if the circuit operates at low temperatures (-25 to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer's datasheet usually provides this information.

## [High-side switches]

ANT and EXT are high-side power switches connected to VCC2. These outputs are individually enabled or disabled via I<sup>2</sup>C-bus.

Each high-side switch limits output current if the output gets over-loaded condition. The limit current becomes lower value, if the output voltage gets lower than 2.5V(typ) in order to reduce the stress applied to the device. If these outputs are connected to inductive load or loads which have different ground potential, protection diodes (D1-4) are necessary to protect the device from negative voltage.

# [Current Limiting]

When the each output becomes in over load condition, the device limits the output current.

All outputs are also protected against short circuit by fold back current limiter.

If one of each output except VDD is in over-current condition, OC bit of FLG register is set 1, which can be read via I<sup>2</sup>C-bus.

# [FLG output]

FLG is the CMOS level logic output which indicates the combination of several detectors' results.

FLG output is set "High"(VDD voltage), if all the following conditions are satisfied.

			FLGMD[1:0	0]
	Conditions	00	01	10 or11
ACC	ACC input voltage>ACC detection threshold	<b>√</b>	<b>√</b>	ignored
BDET	VCC2 voltage>UVDET threshold	✓	ignored	✓
	VCC2 voltage <ovdet td="" threshold<=""><td>✓</td><td>ignored</td><td>✓</td></ovdet>	✓	ignored	✓
OVP	VCC1 <ovp and="" td="" threshold="" threshold<="" vcc2<ovp=""><td><b>√</b></td><td>ignored</td><td><b>√</b></td></ovp>	<b>√</b>	ignored	<b>√</b>
TSD	Die temperature<175°C(typ)	✓	✓	✓
	VDD output current< lomax	✓	<b>√</b>	✓

Note: I<sup>2</sup>C-bus "FLG" register bits is active regardless of FLGMD[1:0] setting.

# [Detections]

# Under voltage detection (UVDET)

If the VCC2 voltage gets lower than set value (UVD\_V[1:0]), Under-Voltage is detected and the UV bit of FLG register is set 1, which can be read via I<sup>2</sup>C-bus. FLG pin keeps "Low" during UVDET condition except for at FLGMD[1:0]=01. Each output status keeps the same condition even if UV is detected.

# Over voltage detection (OVDET)

If the VCC2 voltage exceeds 18V(typ), Over-Voltage is detected and the OV bit of FLG register is set 1, which can be read via I<sup>2</sup>C-bus. FLG pin keeps "Low" during OVDET condition except for at FLGMD[1:0]=01. Each output status keeps the same condition even if OV is detected.

# ACC Under voltage detection

If the ACCIN voltage gets lower than set value (ACC\_V[1:0]), the ACCUV bit of FLG register is set 1, which can be read via I<sup>2</sup>C-bus. FLG pin keeps "Low" during ACCUV is detected if FLGMD[1:0] is 00 or 01. Each output status keeps the same condition even if ACCUV is detected.

#### Over voltage protection (OVP)

If the voltage of VCC1 or VCC2 exceed 23V(typ), OVP is detected and the OVP bit of FLG register is set 1, which can be read via I<sup>2</sup>C-bus. And all the outputs except VDD are automatically turned off. When the voltage of VCC1 and VCC2 get lower than 22.5V(typ), OVP detection is released. But output voltages are not automatically restored, because once OVP is detected, PM register of I<sup>2</sup>C-bus is reset. FLG pin keeps "Low" during OVP condition except for at FLGMD[1:0]=01.

## V6IN shutdown detection

If the V6IN voltage decreases lower than 1.0V(typ), V6IN-shutown is detected and the V6SDN bit of FLG register is set 1, which can be read via I<sup>2</sup>C-bus. And all the outputs except VDD are automatically turned off. Output voltages are not automatically activated if V6IN voltage is restored, because once V6IN shutdown is detected, PM register of I<sup>2</sup>C-bus is reset.

#### Thermal Shutdown


To protect the device from overheating, a thermal shutdown circuitry is included. If the junction temperature reaches approximately 175°C(typ), all outputs are turned off regardless of control state. After the junction temperature drops below 145°C(typ), VDD output is automatically restored and I<sup>2</sup>C-bus control becomes available.


The thermal shutdown circuit does not guarantee the protection of the final product because it operates out of maximum rating (exceeding Tjmax=150°C).

## VDD regulator circuit description

# · Supply current switching


VDD output is always in operation except under thermal shut down (TSD) condition. There are 2 supply inputs (VCC1/V6IN) for this output. VCC1 is capable of high-voltage input such as car-battery. V6IN is a low voltage input and can be supplied from external DC/DC converter in order to decrease power dissipation of the device. Supply current path from VCC1 or V6IN is automatically switched depending on V6IN voltage. If V6IN voltage exceeds 4.85V(typ), V6IN supplies VDD output. Output ripple may be occurred when supply switching. This ripple can be improved by using proper output capacitor. Select appropriate capacitor suitable for your requirement.





Reverse current protection for battery voltage black-out

There is no diode inside to prevent reverse current from VDD to VCC1. You have to add external circuit to hold VDD voltage under battery voltage black-out. There is a parasitic diode from VDD to VCC1, so insert a diode between VCC2 and VCC1 as shown figure below.



■Pin description						
Pin #	Pin name	Function	Equivalent circuit			
1	EXT	EXT output VCC2-0.5V/350mA	7 VCC2  THE GND			
2	ANT	ANT output VCC2-0.5V/300mA	7 VCC2 2 F GND			
3	ILM	ILM output 5V~12V	7 VCC2 VCC2 (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4			
4	AUDIO	AUDIO output 5V~11.5V	7 VCC2  4 VCC2  WCV38 VX			

Continued on next page.

Continued from pre	Pin name	Function	Equivalent circuit
FIII #	FIII Hallie	FUNCTION	V/000
5	CD	CD output 5V~8V/1.3A	7
6	ACCIN	ACC detection input	©
7	VCC2	Supply terminal	VCC2 VCC1 V6IN
8	VCC1	Supply terminal	⑦ <u>8</u> → □
9	GND	GND	
13	V6IN	Supply terminal	9 GND
10	SCL	I <sup>2</sup> C-bus clock input	8 VCC1 VDD VDD (GND)
11	VDD	VDD output 3.3V/0.35A	(B) (B) (C) (C) (C) (C) (C) (C) (C) (C) (C) (C

Continued on next page

Continued from preceding page.

Pin#	Pin name	Function	Equivalent circuit
12	SDA	I <sup>2</sup> C-bus data input	11 VDD (12 X 100Ω 1kΩ GND
14	FLG	FLG output	VDD  100Ω  14  GND
15	SW33V	SW33V output 3.3V/5V 0.45A	(a) (b) (c) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d

#### **HZIP15** Heat sink attachment

Heat sinks are used to lower the semiconductor device junction temperature by leading the head generated by the device to the outer environment and dissipating that heat.

a. Unless otherwise specified, for power ICs with tabs and power ICs with attached heat sinks, solder must not be applied to the heat sink or tabs.

#### b. Heat sink attachment

- · Use flat-head screws to attach heat sinks.
- Use also washer to protect the package.
- Use tightening torques in the ranges 39-59Ncm(4-6kgcm).




Binding-head Countersunk head machine-screw machine screw

- If tapping screws are used, do not use screws with a diameter larger than the holes in the semiconductor device itself.
- Do not make gap, dust, or other contaminants to get between the semiconductor device and the tab or heat sink.
  - Take care a position of via hole.
- Do not allow dirt, dust, or other contaminants to get between the semiconductor device and the tab or heat sink.
  - Verify that there are no press burrs or screw-hole burrs on the heat sink.
- Warping in heat sinks and printed circuit boards must be no more than 0.05 mm between screw holes, for either concave or convex warping.
  - Twisting must be limited to under 0.05 mm.
  - Heat sink and semiconductor device should be mounted in parallel.

Take care of electric or compressed air screw driver

• The speed of these torque wrenches must not exceed 700 rpm, and should typically be about 400 rpm.



# c. Silicone grease

- Spread the silicone grease evenly when mounting heat sinks.
- Sanyo recommends YG-6260 (Momentive Performance Materials Japan LLC)

#### d. Mount

- First mount the heat sink on the semiconductor device, and then mount that assembly on the printed circuit board
- When attaching a heat sink after mounting a semiconductor device into the printed circuit board, when tightening up a heat sink with the screw, the mechanical stress which is impossible to the semiconductor device and the pin doesn't hang.
- e. When mounting the semiconductor device to the heat sink using jigs, etc.,
  - Take care not to allow the device to ride onto the jig or positioning dowel.
  - Design the jig so that no unreasonable mechanical stress is applied to the semiconductor device.

#### f. Heat sink screw holes

- Be sure that chamfering and shear drop of heat sinks must not be larger than the diameter of screw head used.
  - When using nuts, do not make the heat sink hole diameters larger than the diameter of the head of the screws used. A hole diameter about 15% larger than the diameter of the screw is desirable.
- When tap screws are used, be sure that the diameter of the holes in the heat sink are not too small. A diameter about 15% smaller than the diameter of the screw is desirable.
- g. There is a method to mount the semiconductor device to the heat sink by using a spring band. But this method is not recommended because of possible displacement due to fluctuation of the spring force with time or vibration.

#### ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)	
LV5685PV-XH	HZIP15 (Pb-Free / Halogen Free)	20 / Fan-Fold	

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management Specialised - PMIC category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM

MB39C831QN-G-EFE2 MAX4940MB LV56841PVD-XH MAX77686EWE+T AP4306BUKTR-G1 MIC5164YMM PT8A3252WE

NCP392CSFCCT1G TEA1998TS/1H PT8A3284WE PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B

MCP16502TAE-E/S8B MCP16502TAA-E/S8B MCP16502TAB-E/S8B TCKE712BNL,RF ISL91211AIKZT7AR5874

ISL91211BIKZT7AR5878 MAX17506EVKITBE# MCP16501TC-E/RMB ISL91212AIIZ-TR5770 ISL91212BIIZ-TR5775 ADP5320BCBZ
1-R7 MAX38886ATD+T LTC2971IY#PBF TPS7H4001HKY/EM EFP0110GM20-DR ACT81460VM101SR EFP0107GM20-D

EFP0110GM20-D CPX200D AX-3005D-3 TP-1303 TP-1305 TP-1603 TP-2305 TP-30102 TP-4503N MIC5167YML-TR LPTM21
1AFTG237C MPS-3003L-3