## LV8702V

## Bi-CDMOS LSI

PWM Current Control High-efficient Stepper Motor Driver

ON Semiconductor ${ }^{\text {® }}$
www.onsemi.com

## Overview

The LV8702V is a 2-channel Full-bridge driver IC that can drive a stepper motor driver, which is capable of micro-step drive and supports quarter step. Current is controlled according to motor load and rotational speed at half step, half step full-torque and quarter step excitation, thereby highly efficient drive is realized. Consequently, the reduction of power consumption, heat generation, vibration and noise is achieved.

## Feature

- Built-in 1ch PWM current control stepper motor driver (bipolar type)


SSOP44J (275mil)

- Ron (High-side Ron: $0.3 \Omega$, Low-side Ron: $0.25 \Omega$, total: $0.55 \Omega, \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{IO}=2.5 \mathrm{~A}$ )
- Micro-step mode is configurable as follows: full step/half step full-torque/half step/quarter step
- Excitation step moves forward only with step signal input
- Built-in output short protection circuit (latch method)
- Control power supply is unnecessary
- Built-in high-efficient drive function (supports half step full-torque/half step/quarter step excitation mode)
- Built-in step-out detection function (Step-out detection may not be accurate during high speed rotation)
- BiCDMOS process IC
- IO $\max =2.5 \mathrm{~A}$
- Built-in thermal shut down circuit


## Typical Applications

- Printer
- Scanner
- Surveillance camera (CCTV)
- Textile machine


## Specifications

## Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $V_{M}$ max | VM, VM1, VM2 | 36 | V |
| Output peak current | lo peak | tw $\leq 10 \mathrm{~ms}$, duty $20 \%$, Per 1ch | 3 | A |
| Output current | $\mathrm{I}_{0}$ max | Per 1ch | 2.5 | A |
| Logic input voltage | $\mathrm{V}_{\text {IN }}$ | GMG1, GMG2 , GAD , FR , STEP , ST , RST , MD1 , MD2 , OE , GST1 , GST2 | -0.3 to +6 | V |
| DST1, DST2, MONI, | Vdst1, Vdst2, |  | -0.3 to +6 | V |
| Allowable power dissipation | Pd max | * | 5.5 | W |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified board : $90.0 \mathrm{~mm} \times 90.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy 4-layer board, with backside mounting.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Recommended Operating Range at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :--- | :---: |
| Range of power supply voltage | $\mathrm{V}_{\mathrm{M}}$ | VM, VM1, VM2 | 9 to 32 | V |
| Logic input voltage | $\mathrm{V}_{\mathrm{IN}}$ | GMG1, GMG2, GAD , FR , STEP , ST , <br> RST , MD1, MD2, OE , GST1, GST2 | 0 to 5.5 | V |
| Range of VREF input voltage | VREF |  | 0 to 3 | V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=24 \mathrm{~V}$, VREF $=1.5 \mathrm{~V}$

| Parameter |  | Symbol | Conditions |  | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  |  | typ | max |  |
| Consumption current during standby |  |  | IMstn | ST = "L", l(VM)+I(VM1)+I(VM2) |  |  | 110 | 400 | $\mu \mathrm{A}$ |
| Consumption current |  | IM | $\begin{aligned} & \text { ST = "H", OE = "L", STEP = "L", non-load } \\ & \text { I(VM)+l(VM1)+l(VM2) } \end{aligned}$ |  |  | 4.5 | 6.5 | mA |
| VREG5 output voltage |  | VREG5 | $\mathrm{I} \mathrm{O}=-1 \mathrm{~mA}$ |  | 4.5 | 5 | 5.5 | V |
| Thermal shutdown temperature |  | TSD | Design certification |  | 150 | 180 | 210 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width |  | $\Delta T S D$ | Design certification |  |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |
| Motor driver |  |  |  |  |  |  |  |  |
| Output on resistor |  | Ronu | $\mathrm{I}^{\prime}=2.5 \mathrm{~A}$, Source-side Ron |  |  | 0.3 | 0.4 | $\Omega$ |
|  |  | Rond | $\mathrm{I}_{\mathrm{O}}=2.5 \mathrm{~A}$, Sink-side Ron |  |  | 0.25 | 0.33 | $\Omega$ |
| Output leak current |  | Ioleak | $\mathrm{VM}=32 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| Forward diode voltage |  | VD | $\mathrm{ID}=-2.5 \mathrm{~A}$ |  |  | 1.2 | 1.4 | V |
| Logic pin input current |  | ${ }_{1} \mathrm{~N}^{\text {L }}$ | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | GMG1, GMG2, GAD, FR, STEP, ST, RST, MD1, MD2, OE, GST1, GST2 | 4 | 8 | 12 | $\mu \mathrm{A}$ |
|  |  | ${ }_{1} \mathrm{~N}^{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 30 | 50 | 70 | $\mu \mathrm{A}$ |
| ADIN pin input voltage |  | Vadin | $\mathrm{Ra} 2=100 \mathrm{k}$ : refer to 15-4) |  | 0 |  | 12 | V |
| Logic input voltage | High | $\mathrm{V}_{1 \mathrm{~N}^{\mathrm{H}}}$ | GMG1, GMG2 , GAD , FR , STEP , ST , RST , MD1 , MD2 , OE , GST1 , GST2 |  | 2.0 |  | 5.5 | V |
|  | Low | $\mathrm{V}_{\text {IN }} \mathrm{L}$ |  |  | 0 |  | 0.8 | V |

Continued from preceding page.

| Parameter |  | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | typ | max |  |
| Current <br> selection <br> reference <br> voltage level | quarter step |  | Vtdac0_W | Step0 (initial status, 1ch comparator level) | 290 | 300 | 310 | mV |
|  |  | Vtdac1_W | Step1 (initial + 1) | 264 | 276 | 288 | mV |
|  |  | Vtdac2_W | Step2 (initial + 2) | 199 | 210 | 221 | mV |
|  |  | Vtdac3_W | Step3 (initial + 3) | 106 | 114 | 122 | mV |
|  | half step | Vtdac0_H | Step0 (initial status, 1ch comparator level) | 290 | 300 | 310 | mV |
|  |  | Vtdac2_H | Step2 (initial + 1) | 199 | 210 | 221 | mV |
|  | half step (full-torque) | Vtdac0_HF | Step0 (initial status, 1ch comparator level) | 290 | 300 | 310 | mV |
|  |  | Vtdac2'_HF | Step2' (initial + 1) | 290 | 300 | 310 | mV |
|  | full step | Vtdac2'_F | Step2' (initial status, 1ch comparator level) | 290 | 300 | 310 | mV |
| Chopping frequency |  | Fchop | Cchop $=200 \mathrm{pF}$ | 35 | 50 | 65 | kHz |
| CHOP pin charge/discharge current |  | Ichop |  | 7 | 10 | 13 | $\mu \mathrm{A}$ |
| Chopping oscillator circuit threshold voltage |  | Vtup |  | 0.8 | 1 | 1.2 | V |
|  |  | Vtdown |  | 0.4 | 0.5 | 0.6 | V |
| VREF pin input current |  | Iref | VREF $=1.5 \mathrm{~V}$ | -0.5 |  |  | $\mu \mathrm{A}$ |
| DST1, DST2, MONI, SST pin saturation voltage |  |  | $\mathrm{Idst} 1=\mathrm{Idst} 2=1 \mathrm{moni}=\mathrm{Isst}=1 \mathrm{~mA}$ |  |  | 400 | mV |
| Charge pump |  |  |  |  |  |  |  |
| VG output voltage |  | VG |  | 28 | 28.7 | 29.8 | V |
| Rise time |  | tONG | VG $=0.1 \mu \mathrm{~F}$, Between CP1-CP2 0.1uF $\mathrm{ST}=$ " $\mathrm{H} " \rightarrow \mathrm{VG}=\mathrm{VM}+4 \mathrm{~V}$ |  |  | 0.5 | mS |
| Oscillator frequency |  | Fosc |  | 90 | 125 | 160 | kHz |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## Package Dimensions

unit : mm

SSOP44J (275mil) Exposed Pad
CASE 940AG
ISSUE A


BOTTOM VIEW


## SOLDERING FOOTPRINT*



NOTES:

1. The measurements are for reference only, and unable to guarantee.
2. Please take appropriate action to design the actual Exposed Die Pad and Fin portion.
3. After setting, verification on the product must be done.
(Although there are no recommended design for Exposed Die Pad and Fin portion Metal mask and shape for Through-Hole pitch (Pitch \& Via etc), checking the soldered joint condition and reliability verification of soldered joint will be needed. Void • gradient • insufficient thickness of soldered joint or bond degradation could lead IC destruction because thermal conduction to substrate becomes poor.)
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## GENERIC

MARKING DIAGRAM*


> XXXXX = Specific Device Code
> $Y=$ Year
> $M=$ Month
> DDD = Additional Traceability Data
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\bullet}$ ", may or may not be present.


## LV8702V

Substrate specifications (Substrate recommended for operation of LV8702V)
Size $\quad: 90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ (Four-layer substrate)
Material : Glass epoxy
Copper wiring density : L1 $=85 \%$, L2 $=90 \%$


L1: Copper wiring pattern diagram


L3: GND layer


L2: Copper wiring pattern diagram


L4: Power supply layer

## Cautions

1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when $90 \%$ or more of the Exposed Die-Pad is wet.
2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stress such as vibration, impact, and tension.
Accordingly, the design must ensure these stresses to be as low or small as possible.
The guideline for ordinary derating is shown below:
(1)Maximum value $80 \%$ or less for the voltage rating
(2)Maximum value $80 \%$ or less for the current rating
(However this does not apply to high efficiency drive because operating current is lower than the setting current.)
(3)Maximum value $80 \%$ or less for the temperature rating
3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc.
Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

## Pin Assignment



## Block Diagram



Pin Functions

| Pin No. | Pin name | Description |
| :---: | :---: | :---: |
| 1 | SWOUT | Control signal output pin |
| 2 | CP2 | Capacitor connection pin for charge pump |
| 3 | CP1 | Capacitor connection pin for charge pump |
| 4 | GMG2 | Driving capability margin adjuster pin |
| 5 | GMG1 | Driving capability margin adjuster pin |
| 6 | GAD | High-efficient drive switching pin |
| 7 | FR | Forward/ reverse signal input pin |
| 8 | STEP | STEP signal input pin |
| 9 | ST | Chip enable pin |
| 10 | RST | RESET signal input pin |
| 11 | ADIN | Control signal input pin |
| 12 | MD2 | Excitation mode switching pin |
| 13 | MD1 | Excitation mode switching pin |
| 14 | VREG5 | Capacitor connection pin for internal power supply |
| 15 | DST2 | Drive status warning output pin |
| 16 | DST1 | Drive status warning output pin |
| 17 | MONI | Position detection monitor pin |
| 18 | OE | Output enable signal input pin |
| 19 | SST | Motor stop detection output pin |
| 20 | CHOP | Capacitor connection pin for chopping frequency setting |
| 21 | VREF | Constant current control reference voltage input pin |
| 22 | SGND | Signal GND |
| 23 | GST2 | Boost-up adjuster pin |
| 24 | GST1 | Boost-up adjuster pin |
| 25 | PGND2 | 2ch power GND |
| 26, 27 | OUT2B | 2ch OUTB output pin |
| 28, 29 | VM2 | 2ch motor power supply connection pin |
| 30, 31 | RF2 | 2ch current sense resistor connection pin |
| 32, 33 | OUT2A | 2ch OUTA output pin |
| 34, 35 | OUT1B | 1ch OUTB output pin |
| 36, 37 | RF1 | 1ch current sense resistor connection pin |
| 38, 39 | VM1 | 1ch motor power supply connection pin |
| 40, 41 | OUT1A | 1ch OUTA output pin |
| 42 | PGND1 | 1ch power GND |
| 43 | VG | Capacitor connection pin for charge pump |
| 44 | VM | Motor power supply connection pin |

Pin Description


Continued on next page.

Continued from preceding page.

| Pin No. | Pin name | Equivalent Circuit |
| :---: | :---: | :---: |
| $\begin{gathered} 2 \\ 3 \\ 43 \\ 44 \end{gathered}$ | CP2 <br> CP1 <br> VG <br> VM |  |
| 21 | VREF |  |
| 14 | VREG5 |  |
| $\begin{aligned} & 15 \\ & 16 \\ & 17 \\ & 19 \end{aligned}$ | DST2 <br> DST1 <br> MONI <br> SST |  |

Continued on next page

Continued from preceding page.
Pin No.

## Operation description

## Input Pin Function

Each input terminal has the function to prevent the flow of the current from an input to a power supply.
Therefore, even if a power supply(VM) is turned off in the state that applied voltage to an input terminal, the electric current does not flow into the power supply.

1. Chip enable function

The mode of the IC is switched with ST pin between standby and operation mode. In standby mode, the IC is set to power saving mode and all the logics are reset. During standby mode, the operation of the internal regulator circuit and the charge pump circuit are stopped.

| ST | mode | Internal regulator | Charge pump |
| :---: | :---: | :---: | :---: |
| "L" or OPEN | Standby mode | standby | standby |
| "H" | Operation mode | operation | operation |

2. STEP pin function

The excitation step progresses by inputting the step signal to the STP pin.

| Input |  | Operation mode |
| :---: | :---: | :---: |
| ST | STEP |  |
| L or OPEN | $\mathrm{X}^{*}$ | Standby mode |
| H |  | Excitation step forward |
| H | - | Excitation step keep |

* Don’t care

3. Input timing


TstepH/TstepL : Clock H/L pulse width (min $12.5 \mu \mathrm{~s}$ )
Tds1 : Data set-up time ( $\min 12.5 \mu \mathrm{~s}$ )
Tdh 1 : Data hold time (min $12.5 \mu \mathrm{~s}$ )
Tds2 : Data set-up time ( $\min 25 \mu \mathrm{~s}$ )
Tdh2 : Data hold time ( $\min 25 \mu \mathrm{~s}$ )
4. Position detection monitor function

The MONI position detection monitoring pin is of an open drain type.
When the excitation position is in the initial position, the MONI output is placed in the ON state.
(Refer to "Examples of current waveforms in each micro-step mode.")

## 5. Setting constant-current control reference current

This IC is designed to automatically exercise PWM constant-current chopping control for the motor current by setting the output current. Based on the voltage input to the VREF pin and the resistance connected between RF and GND, the output current that is subject to the constant-current control is set using the calculation formula below:

$$
\text { IOUT }=(\mathrm{VREF} / 5) / \mathrm{RF} \text { resistance }
$$

The above setting is the output current at $100 \%$ of each excitation mode.
For example, where VREF $=1.5 \mathrm{~V}$ and RF resistance $0.2 \Omega$, we obtain output current as follows.

$$
\mathrm{IOUT}=1.5 \mathrm{~V} / 5 / 0.2 \Omega=1.5 \mathrm{~A}
$$

When high-efficient drive function is on, IOUT is adjusted automatically within the range of the current value set by VREF.
6. Reset function

| RST | Operation mode |
| :---: | :---: |
| L or OPEN | Normal operation |
| H | RESET status |



When RST pin = "H", the excitation position of the output is set to the initial position forcibly and MONI output is turned on. And then by setting RST = "L", the excitation position moves forward with the next step signal.
7. Output enable function

| OE | Operation mode |
| :---: | :---: |
| H | Output OFF |
| L or OPEN | Output ON |



The output is in high-impedance state.
When OE pin = " H ", the output is turned off forcibly and becomes a high-impedance output.
However, since the internal logic circuit is in operation, an excitation position moves forward if step signal is input to STEP pin. Therefore, by setting back to $\mathrm{OE}=$ "L", the output pin outputs signal based on the excitation position by step signal.

## 8. Excitation mode setting function

MD1 and MD2 pin set excitation mode of the stepper motor as follows.

| MD1 | MD2 | Excitation mode | Initial position |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1ch | 2ch |
| L or OPEN | L or OPEN | full step excitation | 100\% | -100\% |
| H | L or OPEN | half step excitation | 100\% | 0\% |
| L or OPEN | H | quarter step excitation | 100\% | 0\% |
| H | H | half step excitation (full-torque) | 100\% | 0\% |

The position of excitation mode is set to the initial position when: 1) a power is supplied and 2) counter is reset in each excitation mode.
During full step excitation mode, high-efficient drive function is turned off even when GAD $=$ " H ".
9. Forward/reverse switching function

| FR | Operation mode |
| :---: | :---: |
| L or OPEN | CW |
| H | CCW |



The built-in DA converter moves forward by 1 bit with the rise of step signal that is input to STEP pin. Also a mode is switched between CW and CCW by setting FR pin.
In CW mode, the phase of 2 ch current delays by $90^{\circ}$ compared to that of 1 ch current.
In CCW mode the phase of 2 ch current moves forward by $90^{\circ}$ compared to 1 ch current.

## 10. Chopping frequency setting

When you control constant current of this IC, chopping is performed using the frequency defined in the capacitor (Cchop) connected between CHOP pin and GND.
The calculation for the value of chopping frequency is:
Fchop $=$ Ichop $/($ Cchop $\times$ Vtchop $\times 2)(\mathrm{Hz})$
Ichop: Capacitor charge and discharge current typ: $10 \mu \mathrm{~A}$
Vtchop: Charge and discharge hysteresis voltage (Vtup-Vtdown) typ: 0.5 V
For example, where Cchop $=200 \mathrm{pF}$, we obtain Fchop as follows:
Fchop $=10 \mu \mathrm{~A} /(200 \mathrm{pF} \times 0.5 \mathrm{~V} \times 2)=50 \mathrm{kHz}$

## 11. Blanking time

If you attempt to control PWM constant current chopping of the motor current, when the mode shifts from DECAY to CHARGE, noise is generated in sense resistor pin due to the recovery current of parasitic diode flowing into current sense resistor, and this may cause error detection. The blanking time avoids noise at mode switch. During the blanking time, even if noise is generated in sense resistor, a mode does not switch from CHARGE to DECAY.
In this IC, the blanking time is fixed to approximately $1 \mu \mathrm{~s}$.
12. Output current vector locus (1step is normalized to $90^{\circ}$ )


Setting current ration in each excitation mode

| STEP | quarter step (\%) |  | half step (\%) |  | half step full-torque (\%) |  | full step (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 0$ | 100 | 0 | 100 | 0 | 100 | 0 |  |  |
| $\theta 1$ | 92 | 38 |  |  |  |  |  |  |
| $\theta 2$ | 70 | 70 | 70 | 70 | 100 | 100 | 100 | 100 |
| $\theta 3$ | 38 | 92 |  |  |  |  |  |  |
| $\theta 4$ | 0 | 100 | 0 | 100 | 0 | 100 |  |  |

13. The example of current waveform in each micro-step mode full step (CW mode)

half step full-torque (CW mode)

half step (CW mode)

quarter step (CW mode)

STEP

MONI

I1

I2

14. Current control operation specification
(Sine wave increase)

(Sine wave decrease)


Each current mode is operated according to the following sequence.

- At rise of chopping frequency, the CHARGE mode begins. (In the time defined as the "blanking time," the CHARGE mode is forced regardless of the magnitude of the coil current (ICOIL) and set current (IREF).)
- The coil current (ICOIL) and set current (IREF) are compared in this blanking time.

When (ICOIL $<$ IREF) state exists ;
The CHARGE mode up to ICOIL $\geq$ IREF, then followed by changeover to the SLOW DECAY mode, and finally by the FAST DECAY mode for approximately $1 \mu \mathrm{~s}$.
When (ICOIL $<$ IREF) state does not exist ;
The FAST DECAY mode begins. The coil current is attenuated in the FAST DECAY mode till one cycle of chopping is over.
Above operations are repeated. Normally, the SLOW (+FAST) DECAY mode continues in the sine wave increasing direction, then entering the FAST DECAY mode till the current is attenuated to the set level and followed by the SLOW DECAY mode.

## 15. High-efficient drive function

This IC includes high-efficient drive function. When high-efficient drive function is turned on, IOUT is adjusted automatically within the current value set with VREF pin. When high-efficient drive function is turned off, the current value of IOUT becomes the maximum value set by REF pin.

1) High-efficient drive enable function

High-efficient drive function is switched on and off with GAD pin.
However, in the case of full step excitation mode (MD1 = MD2 = "L"), even when GAD = "H", high-efficient drive function is turned off.
Even if you adjust the GMG1, GMG2 of 15-2) and GST1, GST2 of 15-3), in the case of abrupt motor acceleration or load variation to the extent that auto adjuster cannot follow up and eventually leads to the rotation stepping-out, it is recommended that you turn off the high-efficient drive function temporally. As high-efficient control may become unstable due to the control signal from the motor is unstable during low speed rotation, it is also recommended to turn off this function as well.

| GAD | Operation mode |
| :---: | :---: |
| L or OPEN | Normal mode |
| H | High-efficient mode |
|  | (except for full step excitation mode) |

Recommended speed of high-efficient drive

| excitation | Operating conditions | Speed |
| :---: | :---: | :---: |
| half step <br> half step full-torque | HB motor/no-load | over 1500pps |
| quarter step | PM motor/no-load | over 1000pps |
|  | HB motor/no-load | over 3000pps |
|  | PM motor/no-load | over 2500pps |

When there is a load, the high-efficient drive is enabled at slower speed.
2) High-efficient drive margin adjuster function

By setting GMG1 and GMG2 pin, margin for step-out is adjusted.
Where GMG1 = GMG2 = "L", IOUT and consumption current are at the lowest. In some case, as the IOUT becomes lower, the number of boost-up process* may increase triggered by slight change of load. With insufficient driving capability, you need to increase the margin setting. One way to set GMG1 and GMG2 is to minimize boost-up level, then lower the margin from high to low to optimize the margin where motor rotates stably.
In the application where load variation is excessive, you need to have a larger margin.

| GMG1 | GMG2 | Setting | Current consumption | Load following capability |
| :---: | :---: | :---: | :---: | :---: |
| L or OPEN | L or OPEN | Margin: small | Smallest | Ordinary |
| H | L or OPEN | Margin: middle | Smaller | Good |
| L or OPEN | H | Margin: large | Small | Better |
| H | H | Setting is inhibited | - | - |

*: This is a function to increase IOUT rapidly as soon as a possible stepping out is detected due to load variation during high efficiency drive.

## 3) Boost-up adjuster function

During high-efficient drive, boost-up adjuster function detects a possibility of step-out caused by such factors as abrupt load variation and then boosts up IOUT at once (Boost-up process). You can set a level of boost-up by setting GST1 and GST2 pins. One way to set GST1 and GST2 is to increase boost-up level from minimum to maximum within the maximum load condition and select the optimum boost-up setting where motor rotates without stepping out. Also, boost-up level varies depends on reference current defined by VREF. Therefore, you can increase load following capability by increasing VREF voltage.

The higher the boost-up level is, the more the IC becomes tolerant for abrupt load variation. However, rotation stability may become poor (vibration and rotation fluctuation may occur) because excessively high boost-up level leads to rapid increase of IOUT at load variation. You may be able to improve poor rotation stability with high boost-up level by increasing high-efficient drive margin.

| GST1 | GST2 | Setting | Increase of lout | load following capability | Rotation stability |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L or OPEN | L or OPEN | Boost-up level minimum | $\{(\mathrm{VREF} / 5) / R F$ resistance $\}$ <br> $\times 1 / 128$ | Ordinary | Best |
| H | L or OPEN | Boost-up level low | $\{(\mathrm{VREF} / 5) / R F$ resistance $\}$ <br> $\times 4 / 128$ | Good | Better |
| L or OPEN | H | Boost-up level high | $\{(\mathrm{VREF} / 5) / R F$ resistance $\}$ <br> $\times 16 / 128$ | Better | Good |
| H | H | Boost-up level maximum | $\{(\mathrm{VREF} / 5) / R F$ resistance $\}$ <br> $\times 64 / 128$ | Best | Ordinary |

4) External component

The resistance value of Ra , Ra 2 (control signal resistors) is adjusted in such a way as to set the maximum SWOUT output voltage during motor rotation to 12 V in ADIN pin. Preferably, resistance values of Ra1 and Ra2 are as high as possible to the extent that does not influence waveform. (Recommendation for $\mathrm{Ra} 1: 15 \mathrm{k} \Omega, \mathrm{Ra} 2: 100 \mathrm{k} \Omega$ ).
In some motor where boost-up process occurs at a high speed rotation of 7000 pps to 8000 pps or higher (HB motor: Half step excitation), you can suppress boost-up by lowering Ra1. Moreover, you can achieve high efficiency at lower speed of 1500 pps or lower by increasing resistance for Ra1 (HB motor: Half step excitation).
Although it depends on a usage motor, step-out is detectable at higher speed rotation by attaching smaller resistor for Ral.

5) Drive status warning function

DST1 and DST2 are open-drain output. The driving status can be monitored through a status of DST1 and DST2 pins. When step-out status is detected, DST1 is on for a period of 1 step. Likewise, when small step-out margin status is detected, DST2 turns on for the period of 1 step. In the case of output short status or overheat status, DST1 and DST2 stay on until ST = "L".
Step-out status and small step-out margin status are detectable during high-efficient drive only. In some cases, step-out status may not be detected properly. Hence, make sure to verify the operation with the usage application. If step-out or small step-out margin status occur frequently, make sure to set a large high-efficient drive margin or higher boost-up level.

| DST1 | DST2 |  |
| :---: | :---: | :---: |
| OFF | OFF | Status |
| ON | OFF | Step-out status *1(this function is enabled only in high-efficient drive) |
| OFF | ON | Small step-out margin status *2(this function is enabled only in high-efficient drive) |
| ON | ON | Output short status or overheat status |

*1: Although it depends on a usage motor, step-out is detectable at higher speed rotation by attaching smaller resistor for Ral.
*2: If DST2 alone is turned on, boost-up processing is performed.

## 16. Output short protection circuit

Output short protection circuit is included in this IC which sets an output to standby mode and turns on warning output. This protection circuit prevents IC destruction when the output is short due to power short or ground short.

## 1) Operation overview

When output short is detected, short detection circuit operates. If the short status continues for the period of internal timer $(\approx 2 \mu \mathrm{~s})$, the output of $1 \mathrm{ch} / 2 \mathrm{ch}$ is turned off. If the short status exceeds the timer latch time $(\approx 32 \mu \mathrm{~s})$ set in the internal timer, the output is turned on again and detects short status again. If short is detected again, all the output of $1 \mathrm{ch} / 2 \mathrm{ch}$ are switched to standby mode and the status is kept. To cancel the standby status, set
ST $=$ "L".
2) Error status warning output pin (DST2, DST1)

When the IC detects error status and protection circuit operates, DST2 pin and DST1 pin outputs the error status to CPU side.
This pin is open-drain output. When error status is detected, DST2 and DST1 output turn on (DST2 = DST1 = "L").
DST2/DST1 pins are turned on in the following statuses:

| Error status | DST2 | DST1 |
| :--- | :---: | :---: |
| Short is detected in 1ch side. | ON | ON |
| Short is detected in 2ch side. | ON | ON |
| When overheat is detected. | ON | ON |

## 17. Charge pump circuit

When ST pin is set to "H", charge pump circuit operates and VG pin voltage increases from VM voltage to VM + VREG5 voltage. If the VG pin voltage is not boosted to $\mathrm{VM}+4 \mathrm{~V}$ or more, the output pin cannot be turned on. Therefore it is recommended that the drive of motor is started after the time has passed tONG or more.


Fg. VG pin voltage
18. Current save function when motor is stopped

SST pin is the open-drain output. When STEP signal is not input for about 16 mS , ( $\mathrm{min}: 13 \mathrm{mS}$, max: 23 mS ), SST pin detects that the rotation of the motor is stopped and SST pin is turned on. At this time, high-efficient drive function is turned off automatically and full current value is set for IOUT by VREF pin. And then after signal is input to STEP pin, SST pin is turned off and high-efficient control function is enabled.
In this driver, the circuit constituent is as follows. By decreasing VREF voltage when the motor is stopped, IOUT current can be saved. However, this function is unusable when you rotate motor at which input cycle of STEP pulse signal is 16 mS or longer.


1) With STEP signal where Rref1 $=30 \mathrm{k} \Omega$,

Rref $2=68 \mathrm{k} \Omega$ and Rsst $=5 \mathrm{k} \Omega$
$\mathrm{VREF} 1=5 \mathrm{~V} \times 30 \mathrm{k} \Omega /(68 \mathrm{k}+30 \mathrm{k} \Omega) \approx 1.53 \mathrm{~V}$
Where VREF $1=1.53 \mathrm{~V}$,
$\mathrm{IOUT}=\mathrm{VREF} / 5 / 0.22 \Omega \approx 1.39 \mathrm{~A}$

2) Without STEP signal where Rref1 $=30 \mathrm{k} \Omega$, Rref $2=68 \mathrm{k} \Omega$, and Rsst $=5 \mathrm{k} \Omega$
VREF2 $=5 \mathrm{~V} \times 4.3 \mathrm{k} \Omega /(68 \mathrm{k}+4.3 \mathrm{k} \Omega) \approx 0.3 \mathrm{~V}$
Where VREF2 $=0.3 \mathrm{~V}$
$\mathrm{IOUT}=\mathrm{VREF} / 5 / 0.22 \Omega \approx 0.27 \mathrm{~A}$
19. Thermal shutdown function

The thermal shutdown circuit is included, and the output is turned off when junction temperature Tj exceeds $180^{\circ} \mathrm{C}$ and the abnormal state warning output is turned on at the same time.
When the temperature falls hysteresis level, output is driven again (automatic restoration).
The thermal shutdown circuit doesn't guarantee protection of the set and the destruction prevention of IC, because it works at the temperature that is higher than rating $\left(\mathrm{Tjmax}=150^{\circ} \mathrm{C}\right)$ of the junction temperature.
$\mathrm{TSD}=180^{\circ} \mathrm{C}$ (typ)
$\Delta \mathrm{TSD}=40^{\circ} \mathrm{C}$ (typ)

## Example of application circuit



Calculation for each constant setting according to the above circuit diagram is as follows.

1) Constant current ( $100 \%$ ) setting
$\mathrm{VREF}=5 \mathrm{~V} \times 30 \mathrm{k} \Omega /(68 \mathrm{k} \Omega+30 \mathrm{k} \Omega) \approx 1.53 \mathrm{~V}$
When VREF $=1.53 \mathrm{~V}$ :
IOUT $=\mathrm{VREF} / 5 / 0.22 \Omega \approx 1.39 \mathrm{~A}$
2) Chopping frequency setting
Fchop $=$ Ichop $/($ Cchop $\times$ Vtchop $\times 2)$
$=10 \mu \mathrm{~A} /(150 \mathrm{pF} \times 0.5 \mathrm{~V} \times 2)$
$\approx 66.7 \mathrm{kHz}$

ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| LV8702V-TLM-H | SSOP44J (275mil) <br> (Pb-Free / Halogen-Free) | $2000 /$ Tape \& Reel |
| LV8702V-MPB-H | SSOP44J (275mil) <br> (Pb-Free / Halogen-Free) | $30 /$ Fan-Fold |

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B STK672-630CN-E TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801

LB11851FA-BH NCV70627DQ001R2G


[^0]:    ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

