## LV8726TA

## Stepper Motor Pre-Driver, PWM, Constant-Current Control, Micro step

## Overview

The LV8726 is a bipolar stepper motor driver with ultra-small micro step drive capability. The device uses external dual H -bridges consisting of P and N channel MOSFETs. The operation voltage range is from 9 V to 55 V , and it is applicable to various industrial applications. Synchronous rectification control is implemented for all H -bridges to minimize power dissipation during a MOSFET switching.

The device implements constant-current control using PWM. The step advance sequencer covers from half step to $1 / 128$ micro step, and is driven by a clock input.

The configuration registers can be programmed through an SPI serial interface. To enhance energy efficiency further, the device can be put into a power saving standby mode.

## Features

- H-bridge gate drivers
o For bipolar stepper motor
o Clockwise(CW) and Counter-clockwise(CCW) direction control
o Built-in step vector, selectable number of step resolutions from 2, 3, 4, $5,6,8,10,12,16,20,32,36,50,64,100$ and 128
o Constant-current control
o Synchronous rectification to reduce power dissipation
- Single clock input to advance the excitation step
- Low power $1 \mu \mathrm{~A}(\max )$ standby mode
- Separate power supplies for control logic (3.3-5V) and motor drivers (9V 55 V )
- SPI 8-bit 3-wire serial interface for system configuration
- Input pins for standby and active mode
- Built-in system protection features such as:
o Under-voltage
o Over-current
o Over-temperature


## Typical Applications

- Textile machines
- Packing machines
- Large printers
- Engraving machines
- Industrial products

ON Semiconductor ${ }^{\circledR}$ www.onsemi.com


MARKING DIAGRAM


XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
$\mathrm{G} \quad=\mathrm{Pb}$-Free Package

## ORDERING INFORMATION

Ordering Code:
LV8726TA-NH

Package
TQFP48 EP
(Pb-Free / Halogen Free)
Shipping (Qty / packing)
1000 / Tape \& Reel
$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub link/Collateral/BRD8011-D.PDF

## BLOCK DIAGRAM



Figure 1. Block Diagram

## APPLICATION CIRCUIT EXAMPLE



Figure 2. Application Circuit Example

## LV8726TA



Figure 3. Pin Assignment

## LV8726TA

PIN FUNCTION DISCRIPTION

| Pin No. | Pin Name | Description |
| :---: | :---: | :---: |
| 1 | NC | No connection |
| 2 | NC | No connection |
| 3 | OUT2 | OUT2 voltage detection pin |
| 4 | OUT1 | OUT1 voltage detection pin |
| 5 | RF1 | Channel 1 Output current detection pin |
| 6 | NC | No connection |
| 7 | VM | Motor power supply pin |
| 8 | VREG2 | Internal regulator capacitor connection pin for high side FET drive |
| 9 | NC | No connection |
| 10 | NC | No connection |
| 11 | NC | No connection |
| 12 | NC | No connection |
| 13 | ST | Chip enable pin. |
| 14 | SCLK | Serial data transfer clock input |
| 15 | SDATA | Serial data input |
| 16 | STB | Serial data latch pulse input |
| 17 | STEP | Step clock signal input pin |
| 18 | RST | Reset signal input pin |
| 19 | OE | Output enable signal input pin |
| 20 | FR | Direction control signal input pin |
| 21 | VREF | Constant-current control reference voltage input pin. |
| 22 | SDO | STEP detection output pin |
| 23 | MO | Position detecting monitor pin |
| 24 | EMO | Unusual condition warning output pins |
| 25 | VCC | Logic power supply pin |
| 26 | NC | No connection |
| 27 | NC | No connection |
| 28 | NC | No connection |
| 29 | VREG1 | Internal regulator capacitor connection pin for low side FET drive |
| 30 | GND | GND pin |
| 31 | NC | No connection |
| 32 | RF2 | Channel 2 Output current detection pin |
| 33 | OUT3 | OUT3 voltage detection pin |
| 34 | OUT4 | OUT4 voltage detection pin |
| 35 | NC | No connection |
| 36 | NC | No connection |
| 37 | GB4 | Output terminal for low side gate drive 4 |
| 38 | GB3 | Output terminal for low side gate drive 3 |
| 39 | NC | No connection |
| 40 | GU4 | Output terminal for high side gate drive 4 |
| 41 | GU3 | Output terminal for high side gate drive 3 |
| 42 | NC | No connection |
| 43 | NC | No connection |
| 44 | GB2 | Output terminal for low side gate drive 2 |
| 45 | GB1 | Output terminal for low side gate drive 1 |
| 46 | NC | No connection |
| 47 | GU2 | Output terminal for high side gate drive 2 |
| 48 | GU1 | Output terminal for high side gate drive 1 |

PIN EQUIVALENT CIRCUITS


Continued from preceding page.

Pin No. | Pin Name |
| :---: |
| 22 |
| 24 |
| SDO |
| MOO |
| EMO |

Continued on next page.

Continued from preceding page.

| Pin No. | Pin Name | Equivalent Circuit |
| :---: | :---: | :---: |
| $\begin{gathered} 5 \\ 32 \end{gathered}$ | $\begin{aligned} & \text { RF1 } \\ & \text { RF2 } \end{aligned}$ |  |
| $\begin{aligned} & 40 \\ & 41 \\ & 47 \\ & 48 \end{aligned}$ | GU4 <br> GU3 <br> GU2 <br> GU1 |  |
| $\begin{aligned} & 37 \\ & 38 \\ & 44 \\ & 45 \end{aligned}$ | GB4 <br> GB3 <br> GB2 <br> GB1 |  |
| $\begin{gathered} 3 \\ 4 \\ 33 \\ 34 \end{gathered}$ | OUT2 <br> OUT1 <br> OUT3 <br> OUT4 |  |

## LV8726TA

MAXIMUM RATINGS (Note 1)

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Motor Supply Voltage (VM) | $\mathrm{V}_{\mathrm{M}}$ | 60 | V |
| Logic Supply Voltage (VCC) | $\mathrm{V}_{\mathrm{CC}}$ | 6 | V |
| Logic Input Voltage (ST, SCLK, SDATA, STB, STEP, RST, OE, FR) | VIN | 6 | V |
| Output current (GU1, GU2, GU3, GU4, GB1, GB2, GB3, GB4) | IO | 50 | mA |
| Reference input voltage (VREF) | $V_{\text {REF }}$ | 6 | C |
| Allowable Power Dissipation (Note 2) | Pd | 3.35 | W |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | TJ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Moisture Sensitivity Level (MSL) (Note 3) | MSL | 3 | - |
| Lead Temperature Soldering Pb-Free Versions (10sec or less) (Note 4) | TSLD | 260 | ${ }^{\circ} \mathrm{C}$ |
| ESD Human Body Model: HBM (Note 5) | ESDHBM | $\pm 2000$ | V |
| ESD Charged Device Model: CDM (Note 6) | ESDCDM | $\pm 500$ | V |

1. Stresses exceeding those listed in the Absolute Maximum Rating table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
2. Specified circuit board: $90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy 2 -layer board, with backside mounting. It has 1 oz copper traces on top and bottom of the board.
3. Moisture Sensitivity Level (MSL): 3 per IPC/JEDEC standard: J-STD-020A
4. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D http://www.onsemi.com/pub link/Collateral/SOLDERRM-D.PDF
5. ESD Human Body Model is based on JEDEC standard: JESD22-A114
6. ESD Charge Device Model is based on JEDEC standard: JESD22-C101

## THERMAL CHARACTERISTICS

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance, Junction-to-Ambient (Note 2) | R |  | 37.3 |
| Thermal Resistance, Junction-to-Ambient (Note 7) |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
|  |  | 56.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction-to-Case (Top) (Note 2) | R $\Psi J T$ | 4.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction-to-Case (Top) (Note 7) |  | 14.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

7. Specified circuit board: $90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy 2-layer board, without backside mounting. It has 1 oz copper traces on top and bottom of the board.


Figure 4. Power Dissipation vs Ambient Temperature Characteristic

## LV8726TA

RECOMMENDED OPERATING RANGES (Note 8)

| Parameter | Symbol | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Motor Supply Voltage Range (VM) | $\mathrm{V}_{\mathrm{M}}$ | 9 to 55 | V |
| Logic Supply Voltage Range (VCC) | $\mathrm{V}_{\mathrm{CC}}$ | 2.7 to 5.5 | V |
| Logic Input Voltage Range (ST, SCLK, SDATA, STB, STEP, RST, OE, FR) | $V_{\text {IN }}$ | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| VREF Input Voltage Range (3.8V $\mathrm{V}_{\text {CC }} \leq 5.5 \mathrm{~V}$ ) | $V_{\text {REF }}$ | 0 to 2.0 | V |
| VREF Input Voltage Range (2.7V $\leq \mathrm{V}_{\mathrm{CC}} \leq 3.8 \mathrm{~V}$ ) |  | 0 to $\mathrm{V}_{\mathrm{CC}}-1.8$ | V |
| Ambient Temperature | TA | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

8. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=48 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=1.5 \mathrm{~V}$ unless otherwise noted. (Note 9)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby Mode Current | ${ }^{\text {I Mstn }}$ | ST="L", No load |  |  | 1 | $\mu \mathrm{A}$ |
|  | ICCstn | ST="L", No load |  |  | 1 | $\mu \mathrm{A}$ |
| Supply Current | ${ }^{\prime} \mathrm{M}$ | ST="H", OE="L",RST="L", No load |  | 1.6 | 2.3 | mA |
|  | ICC | ST="H", OE="L",RST="L", No load |  | 1.7 | 2.3 | mA |
| Thermal Shutdown Temperature | TSD | Guaranteed by design | 150 | 180 | 210 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis | $\Delta T S D$ | Guaranteed by design |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |
| Under-voltage Monitor |  |  |  |  |  |  |
| VCC under-voltage threshold | $V_{\text {thvc }}$ | VCC falling |  | 2.3 | 2.45 | V |
|  | $\mathrm{V}_{\text {revc }}$ | VCC rising |  | 2.5 | 2.7 | V |
| VM under-voltage threshold | $\mathrm{V}_{\text {thvm }}$ | VM falling |  | 7.6 | 8.4 | V |
|  | $\mathrm{V}_{\text {revm }}$ | VM rising |  | 7.85 | 8.7 | V |
| Regulator |  |  |  |  |  |  |
| REG10 Output Voltage | VREG1 |  | 9.4 | 10 | 10.6 | V |
| VM-10V Output Voltage | VREG2 |  | 37 | 38 | 39 | V |
| MOSFET Drivers |  |  |  |  |  |  |
| High Side Output On Resistance | $\mathrm{R}_{\text {onH1 }}$ | $\begin{aligned} & \text { GU1,GU2,GU3,GU4-source } \\ & \text { lo=-10mA } \end{aligned}$ |  | 20 | 32 | $\Omega$ |
|  | $\mathrm{R}_{\text {onH2 }}$ | $\begin{aligned} & \text { GU1,GU2,GU3,GU4-sink } \\ & \text { lo=10mA } \end{aligned}$ |  | 25 | 40 | $\Omega$ |
| Low Side Output On Resistance | $\mathrm{R}_{\text {onL1 }}$ | $\begin{aligned} & \text { GB1,GB2,GB3,GB4-source side } \\ & \text { lo=-10mA } \end{aligned}$ |  | 20 | 32 | $\Omega$ |
|  | $\mathrm{R}_{\mathrm{onL2}}$ | $\begin{aligned} & \text { GB1,GB2,GB3,GB4-sink side } \\ & \text { lo }=10 \mathrm{~mA} \end{aligned}$ |  | 25 | 40 | $\Omega$ |
| Logic Inputs |  |  |  |  |  |  |
| Logic Input Current | IINL | ST,SCLK,SDATA,STB,STEP,RST,OE,FR $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | 4 | 8 | 12 | $\mu \mathrm{A}$ |
|  | ${ }^{\prime} \mathrm{INH}$ | $\begin{array}{\|l} \hline \text { ST,SCLK,SDATA,STB,STEP,RST,OE,FR } \\ \mathrm{V}_{\text {IN }}=5 \mathrm{~V} \end{array}$ | 30 | 50 | 70 | $\mu \mathrm{A}$ |
| Logic Input Voltage | $\mathrm{V}_{\text {INH }}$ | ST,SCLK,SDATA,STB,STEP,RST,OE,FR | 2.0 |  | 5.5 | V |
|  | VINL |  | 0 |  | 0.8 | V |
| System Monitoring |  |  |  |  |  |  |
| Step signal OFF detection time | TSDO0 | No rising edge in STEP pin Register D[7]='0', D[1:0]='01' | 0.39 | 0.52 | 0.65 | S |
|  | TSDO1 | No rising edge in STEP pin Register D[7]='1', D[1:0]='01' | 0.78 | 1.04 | 1.3 | S |

LV8726TA

Continued from preceding page.

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM Current Control |  |  |  |  |  |  |
| VREF Pin Input Current | IREF | $\mathrm{V}_{\text {REF }}=1.5 \mathrm{~V}$ | -0.5 |  | 0 | $\mu \mathrm{A}$ |
| Current setting comparator threshold voltage | VREF000 | Register D[4:2]='000', D[1:0]='01' | 0.291 | 0.3 | 0.309 | V |
|  | VREF001 | Register D[4:2]='001', D[1:0]='01' | 0.261 | 0.27 | 0.279 | V |
|  | VREF010 | Register D[4:2]='010', D[1:0]='01' | 0.231 | 0.24 | 0.248 | V |
|  | VREF011 | Register D[4:2]='011', D[1:0]='01' | 0.201 | 0.21 | 0.218 | V |
|  | VREF100 | Register D[4:2]='100', D[1:0]='01' | 0.172 | 0.18 | 0.188 | V |
|  | VREF101 | Register D[4:2]='101', D[1:0]='01' | 0.142 | 0.15 | 0.158 | V |
|  | VREF110 | Register D[4:2]='110', D[1:0]='01' | 0.112 | 0.12 | 0.128 | V |
|  | VREF111 | Register D[4:2]='111', D[1:0]='01' | 0.082 | 0.09 | 0.098 | V |
| PWM (Chopping) Period | $\mathrm{F}_{\text {chop1 }}$ | Register D[7:6]='00', D[1:0]='10' | 6 | 8 | 10 | $\mu \mathrm{s}$ |
|  | $F_{\text {chop2 }}$ | Register D[7:6]='01', D[1:0]='10' | 12 | 16 | 20 | $\mu \mathrm{s}$ |
|  | $\mathrm{F}_{\text {chop3 }}$ | Register D[7:6]='10', D[1:0]='10' | 18 | 24 | 30 | $\mu \mathrm{s}$ |
|  | $\mathrm{F}_{\text {chop4 }}$ | Register D[7:6]='11', D[1:0]='10' | 24 | 32 | 40 | $\mu \mathrm{s}$ |

## Open Drain Outputs

| SDO pin saturation voltage | $\mathrm{V}_{\text {satsdo }}$ | $\mathrm{I}_{\text {sod }}=1 \mathrm{~mA}$ |  |  | 400 |
| :--- | :--- | :--- | :--- | :---: | :---: |
| MO pin saturation voltage | $\mathrm{V}_{\text {satmo }}$ | $\mathrm{I}_{\mathrm{mo}}=1 \mathrm{~mA}$ | mV |  |  |
| EMO pin saturation voltage | $\mathrm{V}_{\text {satemo }}$ | $\mathrm{I}_{\mathrm{emo}}=1 \mathrm{~mA}$ |  | 400 | mV |

Serial Data Interface (Note 10)

| SCLK "H" Pulse Width | $\mathrm{T}_{\text {ckh }}$ |  | 0.125 |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| SCLK "L" Pulse Width | $\mathrm{T}_{\text {ckl }}$ |  | 0.125 |  |  |
| SCLK start setup time | $\mathrm{T}_{\text {sup1 }}$ | STB=Low -> SCLK rising edge | $\mu \mathrm{s}$ |  |  |
| STB setup time | $\mathrm{T}_{\text {sup2 }}$ | SCLK rising edge -> STB rising edge | 0.125 |  |  |
| Serial Packet STB Interval | $\mathrm{T}_{\text {stbw }}$ |  | 0.125 |  |  |
| SDATA setup time | $\mathrm{T}_{\text {ds }}$ |  | 0.125 |  | $\mu \mathrm{~s}$ |
| SDATA hold time | $\mathrm{T}_{\text {dh }}$ |  | 0.125 |  | $\mu \mathrm{~s}$ |
| SCLK Frequency | $\mathrm{F}_{\text {clk }}$ |  | 0.125 |  | $\mu \mathrm{~s}$ |
|  |  |  |  | $\mu \mathrm{~s}$ |  |

9. Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
10. See Figure 5 for the definition of the timing


Figure 5. Serial Interface (SPI) Timing Chart

TYPICAL CHARACTERISTICS


Figure 6. Standby Mode Current vs VM Voltage


Figure 8. Current Consumption( $\mathrm{I}_{\mathrm{M}}$ ) vs VM Voltage


Figure 10. Current Consumption (ICC) vs VCC Voltage


Figure 7. Standby Mode Current vs VCC Voltage


Figure 9. Logic H/L-Level Input Voltage (except ST pin) vs VCC Voltage


Figure 11. ST pin Input Threshold Voltage vs VCC Voltage

## LV8726TA

TYPICAL CHARACTERISTICS (CONTINUED)


Figure 12. Logic Input Current vs Input Voltage


Figure 14. VCC Under-voltage Protection Threshold Voltage vs VCC Voltage


Figure 16. VREG1 Output Voltage vs VREG1 Load Current


Figure 13. STEP signal OFF detection time vs VCC Voltage


Figure 15. VM Under-voltage Protection Threshold Voltage vs VM Voltage


Figure 17. VREG2 Output Voltage vs VREG2 Load Current

## LV8726TA

TYPICAL CHARACTERISTICS (CONTINUED)


Figure 18. VREF pin Input Current (IREF) vs VREF Voltage


Figure 20. MO pin Saturation Voltage vs MO Load Current


Figure 22. PWM (Chopping) Period

## vs VCC Voltage



Figure 19. SDO pin Saturation Voltage vs SDO Load current


Figure 21. EMO pin Saturation Voltage vs EMO Load Current

## FUNCTIONAL DESCRIPTION

## Power Supply Input (VM, VCC)

The LV8726 has two power supply pins, VM and VCC. VM is the motor power supply rail which is also connected externally to the power MOSFETs. VCC supplies power to internal circuits. It is highly recommended to provide a decoupling capacitor of $100 \mu \mathrm{~F}$ for each position close to the VM pin and VM line of external MOSFETs on the application board.

## Driver Pins (GUx, GBx and OUTx)

The pins GUx are the high side P-MOSFET gate driver outputs, and GBx are the low side N-MOSFET gate driver outputs. The pins OUTx are the voltage sense inputs used for the over-current protection function to measure the P-MOSFET voltage between drain and source. The channel pairing is shown in the following table.

Table 1: External MOSFETs Connection

| Channel | P-MOS <br> gate | P-MOS <br> drain | N-MOS <br> gate | Motor coil |
| :---: | :---: | :---: | :---: | :---: |
|  | GU1 | OUT1 | GB1 | 1 A |
|  | GU2 | OUT2 | GB2 | $1 B$ |
| 2 | GU3 | OUT3 | GB3 | $2 A$ |
|  | GU4 | OUT4 | GB4 | $2 B$ |

Refer to the APPLICATION CIRCUIT EXAMPLE of page 3.

## Internal Voltage Regulator for N-MOSFETs (VREG1)

This 10 V regulator provides required biasing for low side N-MOSFET gate drivers. The output of this regulator is connected to pin VREG1. Do not use VREG1 to drive any external load. It is recommended to connect a $0.1 \mu \mathrm{~F}$ decoupling capacitor between VREG1 pin and GND.

Internal Voltage Regulator for P-MOSFETs (VREG2) This regulator provides required biasing for high side P-MOSFET gate drivers at 10 V below VM. The output of this regulator is connected to pin VREG2. Do not use VREG2 to drive any external load. It is recommended to connect a $0.1 \mu \mathrm{~F}$ decoupling capacitor between VREG2 and VM.

## Standby Mode (ST)

When pin ST is pulled down to GND, the device enters standby mode: all power MOSFETs are turned off, and, all logic as well as the step counter are reset.
When ST pin is pulled to High, the device enters active mode. The motor is excited at the home position. A rising edge at the STEP pin will advance the motor (which direction). Refer to Table 5 of page 16 for the home position.

Table 2: Operating Mode control by ST pin

| ST | Operating mode | Internal regulator |
| :---: | :---: | :---: |
| L | Standby | Standby |
| H | Active | Active |

## Initialize Step Position Pin (RST)

While pin RST is set High, the home position is excited. After RST is released (Low), the first rising edge of STEP pulse advances the step. The position monitor output (MO pin) indicates that the output state is in the home position by outputting Low level.


Figure 23. Initialize Step Position (RST)

## Output Enable Pin (OE)

While OE pin is High, the output power MOSFETs are turned off. During the output disabled, the internal step sequencer keeps operation, advancing the step position based on the clock at STEP pin.


Figure 24. Example of Output Enable (OE)

## LV8726TA

## Summary of System Mode Control (ST, OE, RST)

The following table shows the summary of the system mode control function with ST, OE and RST pins.

Table 3: System Mode Control

| ST | OE | RST | Output | Step position |
| :---: | :---: | :---: | :---: | :---: |
| L | $*$ | $*$ | High <br> impedance | - |
| H | H | H | High <br> impedance | Home position |
| H | H | L | High <br> impedance | Based on <br> STEP signal |
| H | L | H | Active | Home position |
| H | L | L | Active | Based on <br> STEP signal |

## Step Clock Signal Input Pin (STEP)

A rising edge of the step clock signal at STEP pin advances the step position of the stepper motor by advancing the electrical angle of the excitation current for the motor coils. The number of steps for 90 degree of an electrical cycle (i.e. resolution) is determined by the register bits which are accessible through the serial interface.

Table 4: Step Position Control by STEP pin

| ST | STEP | Operating mode |
| :---: | :---: | :---: |
| L | $*$ | Standby mode |
| H | $\sim$ | Advancing step position |
| H | $\sim$ | step position is kept |

Table 5: Micro Step Resolution Setting

| $\begin{gathered} \text { Bit setting } \\ (\mathrm{D} 1=0, \mathrm{D}=0) \end{gathered}$ |  |  |  | Micro step resolution: STEPMODE | Home position |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1ch | 2ch |
| D5 | D4 | D3 | D2 |  | current | Current |
| 0 | 0 | 0 | 0 |  | 1/2 | 100\% | 0\% |
| 0 | 0 | 0 | 1 | 1/4 | 100\% | 0\% |
| 0 | 0 | 1 | 0 | 1/8 | 100\% | 0\% |
| 0 | 0 | 1 | 1 | 1/16 | 100\% | 0\% |
| 0 | 1 | 0 | 0 | 1/32 | 100\% | 0\% |
| 0 | 1 | 0 | 1 | 1/64 | 100\% | 0\% |
| 0 | 1 | 1 | 0 | 1/128 | 100\% | 0\% |
| 0 | 1 | 1 | 1 | 1/3 | 100\% | 0\% |
| 1 | 0 | 0 | 0 | 1/6 | 100\% | 0\% |
| 1 | 0 | 0 | 1 | 1/12 | 100\% | 0\% |
| 1 | 0 | 1 | 0 | 1/36 | 100\% | 0\% |
| 1 | 0 | 1 | 1 | 1/5 | 100\% | 0\% |
| 1 | 1 | 0 | 0 | 1/10 | 100\% | 0\% |
| 1 | 1 | 0 | 1 | 1/20 | 100\% | 0\% |
| 1 | 1 | 1 | 0 | 1/50 | 100\% | 0\% |
| 1 | 1 | 1 | 1 | 1/100 | 100\% | 0\% |

## Rotational Direction Control Pin (FR)

FR controls the progression of the electrical angle of the motor. When FR is Low, the direction is clockwise, and when FR is High, direction is counter-clockwise.

Table 6: Direction Control by FR pin

| FR | Operating mode |
| :---: | :---: |
| Low | Clockwise (CW) |
| High | Counter-clockwise (CCW) |

Figure 25 shows an example of the direction change with FR pin.


Figure 25. Example of Direction Reversal

## Position Monitor Output Pin (MO)

The active low, open drain pin MO indicates the home position of the motor. An example of pin MO waveform is as shown Figure 44 and Figure 45 of page 33 and 34.

## Current Control Setting (VREF, RF1, RF2)

The LV8726 implements a current sense mechanism for each channel using external shunt resistors.
To control a coil current, a RFx pin is provided for each channel. A resistor connected at this RFx pin defines the current gain of the coil current.
The resistive voltage generated by the coil current is sensed by the RFx pin and the output duty cycle is adjusted so that the RFx voltage level is equal to the internal reference voltage (Equation 1). The reference voltage is determined by the input voltage level at VREF pin and the programmable attenuator. For this VREF pin, it is required to provide an external constant voltage source circuit. Refer to RECOMMENDED OPERATING RANGES of page 10 for VREF range.

Table 7: VREF Attenuation Ratio Setting

| $\begin{gathered} \text { Bit setting } \\ \text { (D1=0, } 0=1 \text { ) } \end{gathered}$ |  |  | $V_{\text {REF }}$ (Reference voltage) attenuation ratio: VREFATT |
| :---: | :---: | :---: | :---: |
| D4 | D3 | D2 |  |
| 0 | 0 | 0 | 100\% |
| 0 | 0 | 1 | 90\% |
| 0 | 1 | 0 | 80\% |
| 0 | 1 | 1 | 70\% |
| 1 | 0 | 0 | 60\% |
| 1 | 0 | 1 | 50\% |
| 1 | 1 | 0 | 40\% |
| 1 | 1 | 1 | 30\% |

The output current calculation method for using of attenuation function of the VREF input voltage is as shown in Equation 1.
Equation 2 is utilized to calculate the coil peak current, $\mathrm{I}_{\text {out. }}$

$$
\begin{align*}
& I_{\text {OUT }} \cdot R_{R F x}=\frac{V_{R E F}}{5} \cdot A T T_{\text {RATIO }}  \tag{1}\\
& I_{O U T}=\frac{V_{R E F} \cdot A T T_{R A T I O}}{5 \cdot R_{R F x}} \ldots \ldots \tag{2}
\end{align*}
$$

Where,
$\mathrm{I}_{\text {OUT }}$ : Coil current [A]
$\mathrm{R}_{\text {RFx }}$ : Resistor between RFx and GND [ $\Omega$ ]
$\mathrm{V}_{\mathrm{REF}}$ : Input voltage at the VREF pin [V]
$\mathrm{ATT}_{\text {RATIO }}$ : Attenuator Ratio for the VREF pin
For example, in case of

$$
\begin{aligned}
& R_{R F x}=0.1[\Omega] \\
& V_{R E F}=1.5[\mathrm{~V}] \\
& {A T T_{R A T I O}=1.0(100 \%)}^{\text {R }}=1 .
\end{aligned}
$$

The coil current is

$$
I_{O U T}=\frac{1.5 \times 1.0}{5 \times 0.1}=3.0[\mathrm{~A}]
$$

The LV8726 provides the built-in current vector generator. The current ratio between channel 1 and 2 are preset based on cosine and sine element individually.

## PWM Constant-Current Control Ratio

The LV8726 implements constant current control drive by applying a PWM to pins GUx and GBx.
When a coil current reaches the set target value, the constant current control mechanism gets activated and performs a repetitive sequence of Charge and Decay operations as shown Figure 30-32 of page 22 and 23.
The target value is generated based on the step clock pulse number. The angle of one step $\theta$ is

$$
\theta=90^{\circ} \cdot S
$$

Where,
$\theta$ : Angle of micro step [deg]
S : Micro step ( $1 / 2, \ldots 1 / 128$ )
The n-th current ratio can be represented by

$$
\begin{equation*}
\binom{R_{A T I O}^{C H 1}(n)}{\operatorname{RATIO}_{C H 2}(n)}[\%]=\binom{\cos (\theta n)}{\sin (\theta n)} \cdot 100 . \tag{4}
\end{equation*}
$$

The n-th current value can be represented by

$$
\begin{equation*}
\binom{I_{C H 1}(n)}{I_{C H 2}(n)}=I_{O U T}\binom{\cos (\theta n)}{\sin (\theta n)} . \tag{5}
\end{equation*}
$$

Where,
$n$ : the position number of STEP from 0 to $1 / S$
For example, in case of

$$
\begin{aligned}
& S=1 / 128 \text { step } \\
& n=32
\end{aligned}
$$

The $\theta 32$ is

$$
\theta 32=90^{\circ} \cdot \frac{32}{128}=22.5^{\circ}
$$

Each current ratio is

$$
\begin{aligned}
& \text { RATIO }_{\text {CH1 }}(32)=\cos \left(22.5^{\circ}\right) \cdot 100 \approx 92[\%] \\
& \text { RATIO }_{\text {CH2 }}(32)=\sin \left(22.5^{\circ}\right) \cdot 100 \approx 38[\%]
\end{aligned}
$$

Equation 4 represents the theoretical calculation. The actual current ratio between the channel 1 and 2 is the preset value as shown in Table 10-12 of page 28, 30 and 32. In case of $1 / 128$ micro step case, the preset values are plotted in Figure 41 of page 29. The current waveforms for some micro step settings are illustrated in Figure 44-1., Figure 45-1, Figure 46-1.

## Output Pin for STEP Input Monitoring (SDO)

The step clock signal at pin STEP is monitored by an internal counter. When the interval time of the rising edge is longer than timeout criteria, open drain pin SDO goes Low. The timeout period is selectable by the register bits shown in the following table. The example of detection timing is illustrated in Figure 26.

Table 8: STEP Signal OFF Detection Time Setting

| Bit setting <br> $(D 1=0, D 0=1)$ | STEP signal OFF detection time: <br> TSDO |
| :---: | :---: |
| $D 7$ |  |
| 0 | 0.52 sec |
| 1 | 1.04 sec |



Figure 26. Example of SDO Timing

## SDO Output for Current Reduction

To avoid to applying high current to a motor coil for long term at one step position, the SDO output may be used to reduce the reference current. SDO is asserted when the step clock interval is longer than $\mathrm{T}_{\mathrm{SDO}}$. With the circuit is shown in Figure 27. VREF voltage can be reduced in case of an SDO assertion.


Figure 27. VREF Voltage Attenuation Circuit

## Fault Detection Output (EMO)

When a fault event is detected, open drain pin EMO goes Low. The fault event is selectable by register from the following four conditions.

Table 9: Fault Detection Output Setting

| Bit setting <br> $(D 1=0, D 0=0)$ |  | Fault detection output: <br> EMOSEL |
| :---: | :---: | :--- |
| D 7 | D 6 |  |
| 0 | 0 | Over-current detection |
| 0 | 1 | None |
| 1 | 0 | VM low voltage < 7.6V (typ) |
| 1 | 1 | Thermal Shutdown |

The all fault protection functions always work regardless of the EMO output selection.

## Serial Interface (ST, SDATA, SCLK, STB)

The LV8726 has registers to program settings and parameters which are accessed through the serial interface. It consists of the following three pins:

1. STB: When STB is Low, SDATA is input at the rising edge of SCLK. SCLK signal is not accepted when STB is High. The transmitted data is latched at the rising edge of STB.
2. SDATA: LSB first 8 -bit word. Its direction is from external processor to the device. The written data cannot be read back.
3. SCLK: Serial clock. The device fetches each data bit at the rising edge of the clock.

The settings of 'Micro step resolution' and 'Decay mode' are taking effect at the first rising edge of STEP after a register write. Other settings are active immediately after a register change.
When more than eight bits of data were received, the latest eight bits are considered effective data. During standby mode ( $\mathrm{ST}=\mathrm{Low}$ ), the registers cannot be accessed and all logic is reset.


Figure 28. Serial Interface Timing Chart

## LV8726TA

## Register Map

The following Figure shows the register map. The two lowest bits are assigned for selecting one of four addresses.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Address <br> 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EMOSEL |  | STEPMODE |  |  |  | ADDR1 | ADDR0 |  |
| TSDO | DECAY |  | VREFATT |  |  |  |  | 01 |
| TPWM |  | TOFF |  | TBLANK |  |  |  | 10 |
| NA | NA | NA | NA | OCM | OCE |  |  | 11 |

Figure 29. Register Map
ADDR D[1:0]: $\mathbf{0 0}$ (Address 00)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EMOSEL | STEPMODE |  |  |  |  |  | 0 |
| 0 |  |  |  |  |  |  |  |

## STEPMODE D[5:2]

Step mode setting

| D5 | D4 | D3 | D2 | Micro step resolution <br> (Step mode) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $1 / 2$ |
| 0 | 0 | 0 | 1 | $1 / 4$ |
| 0 | 0 | 1 | 0 | $1 / 8$ |
| 0 | 0 | 1 | 1 | $1 / 16$ |
| 0 | 1 | 0 | 0 | $1 / 32$ |
| 0 | 1 | 0 | 1 | $1 / 64$ |
| 0 | 1 | 1 | 0 | $1 / 128$ |
| 0 | 1 | 1 | 1 | $1 / 3$ |
| 1 | 0 | 0 | 0 | $1 / 6$ |
| 1 | 0 | 0 | 1 | $1 / 12$ |
| 1 | 0 | 1 | 0 | $1 / 36$ |
| 1 | 0 | 1 | 1 | $1 / 5$ |
| 1 | 1 | 0 | 0 | $1 / 10$ |
| 1 | 1 | 0 | 1 | $1 / 20$ |
| 1 | 1 | 1 | 0 | $1 / 50$ |
| 1 | 1 | 1 | 1 | $1 / 100$ |

EMOSEL D[7:6]
Fault detection output select for EMO output

| D7 | D6 | Fault detection output |
| :---: | :---: | :---: |
| 0 | 0 | Over-current detection |
| 0 | 1 | None |
| 1 | 0 | VM low voltage < 7.6V (typ) |
| 1 | 1 | Thermal shutdown |

## LV8726TA

ADDR D[1:0]: 01 (Address 01)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSDO | DECAY |  | VREFATT |  |  | 0 | 1 |

## VREFATT D[4:2]

Attenuator ratio for VREF

| D4 | D3 | D2 | V $_{\text {REF }}$ attenuation ratio |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $100 \%$ |
| 0 | 0 | 1 | $90 \%$ |
| 0 | 1 | 0 | $80 \%$ |
| 0 | 1 | 1 | $70 \%$ |
| 1 | 0 | 0 | $60 \%$ |
| 1 | 0 | 1 | $50 \%$ |
| 1 | 1 | 0 | $40 \%$ |
| 1 | 1 | 1 | $30 \%$ |

## DECAY D[6:5]

Selection of Decay mode:
In the case of $25 \%$ FAST at Mixed decay, $25 \%$ of the PWM period operates with Fast decay mode.
In the case of $50 \%$ FAST at Mixed decay, $50 \%$ of the PWM period operates with Fast decay mode.

| D6 | D5 | Decay mode: DECAY |
| :---: | :---: | :---: |
| 0 | 0 | Mixed (25\% Fast) |
| 0 | 1 | Mixed (50\% Fast) |
| 1 | 0 | Slow |
| 1 | 1 | Fast |

TSDO D[7]
STEP signal OFF detection time

| D7 | Step signal OFF detection time: TSDO |
| :---: | :---: |
| 0 | 0.52 sec |
| 1 | 1.04 sec |

## LV8726TA

ADDR D[1:0]: 10 (Address 10)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPWM | TOFF |  | TBLANK | 1 | 0 |  |

## TBLANK D[3:2]

Blanking time: During this period, the mode is not switched from Charge to Decay even if the comparator detects the coil current higher than the target current.

| D3 | D2 | Blanking time |
| :---: | :---: | :---: |
| 0 | 0 | $0.5 \mu \mathrm{~s}$ |
| 0 | 1 | $1.0 \mu \mathrm{~s}$ |
| 1 | 0 | $2.0 \mu \mathrm{~s}$ |
| 1 | 1 | $4.0 \mu \mathrm{~s}$ |

## TOFF D[5:4]

Time for turning off the MOSFETs to avoid shoot through current

| D5 | D4 | Through current protector OFF time |
| :---: | :---: | :---: |
| 0 | 0 | $0.5 \mu \mathrm{~s}$ |
| 0 | 1 | $1.0 \mu \mathrm{~s}$ |
| 1 | 0 | $2.0 \mu \mathrm{~s}$ |
| 1 | 1 | $4.0 \mu \mathrm{~s}$ |

TPWM D[7:6]
PWM (Chopping) period

| D7 | D6 | PWM (Chopping) period |
| :---: | :---: | :---: |
| 0 | 0 | $8 \mu \mathrm{~s}$ |
| 0 | 1 | $16 \mu \mathrm{~s}$ |
| 1 | 0 | $24 \mu \mathrm{~s}$ |
| 1 | 1 | $32 \mu \mathrm{~s}$ |

ADDR D[1:0]: 11 (Address 11)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NA | NA | NA | NA | OCM | OCE | 1 | 1 |

## OCE D[2]

Turn on/off the over-current protection function

| D2 | Over-current protection |
| :---: | :---: |
| 0 | ON |
| 1 | OFF |

OCM D[3]
Over-current protection mode

| D3 | Over-current protection mode |
| :---: | :---: |
| 0 | Latch type |
| 1 | Auto reset type |

The output is turned off at the over-current detection. In case of the latch type, the outputs are turned off until the standby pin ST is set Low when over-current is detected with second detection at $256 \mu$ s after the first detection. Refer to Figure 47 of page 36 for a timing chart of latch type. In case of the auto reset type, the output is turned on with 2 ms interval.

## LV8726TA

## Current Decay Mode Sequencing

LV8726 provides four selectable decay modes in one PWM period:

1. Mixed decay mode (Ratio is register programmable)
2. Slow decay mode
3. Fast decay mode

The description of the mixed decay sequence covers all operation modes in detail. For slow and fast decay operation only, the selected mode (slow, fast) covers the entire decay period. Figures 30-32 show the sequence of events in detail.

## Mixed Decay Sequence

In Mixed Decay operation the following charge-discharge sequence of three steps is applied assuming a current direction from "A" to "B". Refer to Figure 33 and Figure 34 of page 24 for the timing chart of PWM based constant-current by Mixed decay:

1. During Charge operation the voltage VM is applied to the "A" side of the coil until the coil current exceeds the target. In case the current has already exceeded the target value at the end of blanking time, the Charge
operation is directly changed over to Slow decay operation (3).
2. Next the device activates Slow decay until $50 \%$ (or $75 \%$ ) of the PWM period depending on register setting. The slow decay shorts the coil to make the circulation current decrease slowly as seen in (3) event in Figure 30
3. For the remaining PWM period Fast decay is applied by reversing the voltage across the.

The operation is changed to Charge again from Fast decay. During transition from the upper MOSFET to the lower MOSFET of the same leg a programmable dead time period avoids turning on both MOSFETs at the same time. During this dead time, the coil current flows through the body diode of the MOSFET as seen in (2), (4) and (6) events in Figure 30. Dead time is determined by the register bits through the serial interface.

For Slow decay and Fast decay mode, the coil current flows through the body diode as shown in (2) event in Figure 31 and Figure 32 same as Mixed decay.


Figure 30. Mixed Decay Sequence

## LV8726TA



Figure 31. Slow Decay Sequence


Figure 32. Fast Decay Sequence

## LV8726TA

## Timing Chart of PWM Constant-Current Control

When the current control mode is switched from Decay mode to Charge mode, a noise in the current sense resistance occurs by a recovery current, and it may erroneously detect the voltage of the sense pin. Blanking
time is provided in order to prevent this erroneous detection. During this period, the mode is not switched from Charge to Decay even if the comparator detects the coil current higher than the target current.

Mixed decay current control


Figure 33. Mixed Decay (50\%FAST) Rising Slope


Figure 34. Mixed Decay (50\%FAST) Falling Slope

When a coil current reached the set current, external MOSFETs are repeated Charge mode-> Slow decay mode-> Fast decay mode according to PWM period. The coil current is controlled constant-current by repeating three modes.
As for the Fast period, it is selectable in $50 \%$ and $25 \%$ of PWM period by serial interface.
The coil current (ICOIL) and set current (IREF) are compared in blanking time.

When ICOIL < IREF:
The Charge mode is continued until ICOIL $\geq$ IREF. If
ICOIL reaches IREF, the mode is switched to Slow decay mode, and then is changed Fast decay mode.
When ICOIL > IREF:
The Fast decay mode begins. The coil current is attenuated in the Fast decay mode till one PWM period is over.

## LV8726TA

## Slow decay current control



Figure 35. Slow Decay Rising Slope


Figure 36. Slow Decay Falling Slope

When a coil current reached the set current, external MOSFETs are repeated Charge mode-> Slow decay mode
according to PWM period. The coil current is controlled constant-current by repeating two modes.

## LV8726TA

## Fast decay current control



Figure 37. Fast Decay Rising Slope


Figure 38. Fast Decay Falling Slope

When a coil current reached the set current, external MOSFETs are repeated Charge mode-> Fast decay mode
according to PWM period. The coil current is controlled constant-current by repeating two modes.

## LV8726TA

## Power on/off Sequence

Power-on timing of VM power supply and VCC power supply and input timing of VREF voltage are not restricted. It is possible to power on the VCC power supply after VM and vice versa. It is also possible to supply VREF voltage first.
At startup, when all of the following conditions are met; $\mathrm{VM} \geq 8.7 \mathrm{~V}, \mathrm{VCC} \geq 2.7 \mathrm{~V}$, and $\mathrm{PS}=$ High, the internal regulators and gate voltage regulators start. It takes 100 us for the regulators to get a stable output. The VREF input should not be floating, and the required input signal should be applied at least $50 \mu$ s, before ST is pulled High. The register access by serial interface and the logic pin control are possible at least 100us after ST has gone High.
Figure 39 shows an example of timing chart that supplied the voltage in order of VM, VCC and VREF including the access timing of the logic pins and the serial interface.

Power-off timing of VM power supply, VCC power supply and VREF voltage are not restricted. It is possible to power off the VM power supply after VCC and vice versa. It is also possible to supply VREF voltage last. VM, VCC and VREF voltage should be turned off at least $10 \mu \mathrm{~s}$, after ST was pulled Low in reverse with Power-on sequence.
Figure 40 shows an example of Power-off timing chart.


Figure 39. Timing Chart Example of Power-on Sequence


Figure 40. Timing Chart Example of Power-off Sequence

Table 10: Current Ratio [\%] for Micro Step 1/2, 1/4, 1/8, 1/16, 1/32, $1 / 64$ and $1 / 128$

|  | 1/128 Step |  | $1 / 64$ Step |  | 1/32 Step |  | 1/16 Step |  | 1/8 Step |  | 1/4 Step |  | 1/2 Step |  | STEP | 1/128 Step |  | $1 / 64$ Step |  | 1/32 Step |  | 1/16 | Step | 1/8 Step |  | 1/4 Step |  | 1/2 Step |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STEP | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 0$ | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | $\theta 65$ | 70 | 72 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 1$ | 100 | 1 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 66$ | 69 | 72 | 69 | 72 |  |  |  |  |  |  |  |  |  |  |
| $\theta 2$ | 100 | 2 | 100 | 2 |  |  |  |  |  |  |  |  |  |  | $\theta 67$ | 68 | 73 |  |  |  |  |  |  |  |  |  |  |  |  |
| ө3 | 100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 68$ | 67 | 74 | 67 | 74 | 67 | 74 |  |  |  |  |  |  |  |  |
| $\theta 4$ | 100 | 5 | 100 | 5 | 100 | 5 |  |  |  |  |  |  |  |  | $\theta 69$ | 66 | 75 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 5$ | 100 | 6 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 70$ | 65 | 76 | 65 | 76 |  |  |  |  |  |  |  |  |  |  |
| $\theta 6$ | 100 | 7 | 100 | 7 |  |  |  |  |  |  |  |  |  |  | 971 | 64 | 77 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 7$ | 100 | 9 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 72$ | 63 | 77 | 63 | 77 | 63 | 77 | 63 | 77 |  |  |  |  |  |  |
| $\theta 8$ | 100 | 10 | 100 | 10 | 100 | 10 | 100 | 10 |  |  |  |  |  |  | $\theta 73$ | 62 | 78 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 9$ | 99 | 11 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 74$ | 62 | 79 | 62 | 79 |  |  |  |  |  |  |  |  |  |  |
| $\theta 10$ | 99 | 12 | 99 | 12 |  |  |  |  |  |  |  |  |  |  | $\theta 75$ | 61 | 80 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 11$ | 99 | 13 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 76$ | 60 | 80 | 60 | 80 | 60 | 80 |  |  |  |  |  |  |  |  |
| $\theta 12$ | 99 | 15 | 99 | 15 | 99 | 15 |  |  |  |  |  |  |  |  | $\theta 77$ | 59 | 81 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 13$ | 99 | 16 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 78$ | 58 | 82 | 58 | 82 |  |  |  |  |  |  |  |  |  |  |
| $\theta 14$ | 99 | 17 | 99 | 17 |  |  |  |  |  |  |  |  |  |  | $\theta 79$ | 57 | 82 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 15$ | 98 | 18 |  |  |  |  |  |  |  |  |  |  |  |  | 880 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 |  |  |  |  |
| $\theta 16$ | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 |  |  |  |  | 881 | 55 | 84 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 17$ | 98 | 21 |  |  |  |  |  |  |  |  |  |  |  |  | 882 | 53 | 84 | 53 | 84 |  |  |  |  |  |  |  |  |  |  |
| $\theta 18$ | 98 | 22 | 98 | 22 |  |  |  |  |  |  |  |  |  |  | 883 | 52 | 85 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 19$ | 97 | 23 |  |  |  |  |  |  |  |  |  |  |  |  | 884 | 51 | 86 | 51 | 86 | 51 | 86 |  |  |  |  |  |  |  |  |
| $\theta 20$ | 97 | 24 | 97 | 24 | 97 | 24 |  |  |  |  |  |  |  |  | 885 | 50 | 86 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 21$ | 97 | 25 |  |  |  |  |  |  |  |  |  |  |  |  | 886 | 49 | 87 | 49 | 87 |  |  |  |  |  |  |  |  |  |  |
| $\theta 22$ | 96 | 27 | 96 | 27 |  |  |  |  |  |  |  |  |  |  | 887 | 48 | 88 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 23$ | 96 | 28 |  |  |  |  |  |  |  |  |  |  |  |  | 888 | 47 | 88 | 47 | 88 | 47 | 88 | 47 | 88 |  |  |  |  |  |  |
| $\theta 24$ | 96 | 29 | 96 | 29 | 96 | 29 | 96 | 29 |  |  |  |  |  |  | 889 | 46 | 89 |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{825}$ | 95 | 30 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 90$ | 45 | 89 | 45 | 89 |  |  |  |  |  |  |  |  |  |  |
| $\theta 26$ | 95 | 31 | 95 | 31 |  |  |  |  |  |  |  |  |  |  | $\theta 91$ | 44 | 90 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 27$ | 95 | 33 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 92$ | 43 | 90 | 43 | 90 | 43 | 90 |  |  |  |  |  |  |  |  |
| $\theta 28$ | 94 | 34 | 94 | 34 | 94 | 34 |  |  |  |  |  |  |  |  | $\theta 93$ | 42 | 91 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 29$ | 94 | 35 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 94$ | 41 | 91 | 41 | 91 |  |  |  |  |  |  |  |  |  |  |
| $\theta 30$ | 93 | 36 | 93 | 36 |  |  |  |  |  |  |  |  |  |  | $\theta 95$ | 39 | 92 |  |  |  |  |  |  |  |  |  |  |  |  |
| Ө31 | 93 | 37 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 96$ | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 |  |  |
| $\theta 32$ | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 |  |  | $\theta 97$ | 37 | 93 |  |  |  |  |  |  |  |  |  |  |  |  |
| ө33 | 92 | 39 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 98$ | 36 | 93 | 36 | 93 |  |  |  |  |  |  |  |  |  |  |
| $\theta 34$ | 91 | 41 | 91 | 41 |  |  |  |  |  |  |  |  |  |  | $\theta 99$ | 35 | 94 |  |  |  |  |  |  |  |  |  |  |  |  |
| ө35 | 91 | 42 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 100$ | 34 | 94 | 34 | 94 | 34 | 94 |  |  |  |  |  |  |  |  |
| ө36 | 90 | 43 | 90 | 43 | 90 | 43 |  |  |  |  |  |  |  |  | $\theta 101$ | 33 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 37$ | 90 | 44 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 102$ | 31 | 95 | 31 | 95 |  |  |  |  |  |  |  |  |  |  |
| $\theta 38$ | 89 | 45 | 89 | 45 |  |  |  |  |  |  |  |  |  |  | $\theta 103$ | 30 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |
| Ө39 | 89 | 46 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 104$ | 29 | 96 | 29 | 96 | 29 | 96 | 29 | 96 |  |  |  |  |  |  |
| $\theta 40$ | 88 | 47 | 88 | 47 | 88 | 47 | 88 | 47 |  |  |  |  |  |  | $\theta 105$ | 28 | 96 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 41$ | 88 | 48 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 106$ | 27 | 96 | 27 | 96 |  |  |  |  |  |  |  |  |  |  |
| $\theta 42$ | 87 | 49 | 87 | 49 |  |  |  |  |  |  |  |  |  |  | 0107 | 25 | 97 |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {日43 }}$ | 86 | 50 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 108$ | 24 | 97 | 24 | 97 | 24 | 97 |  |  |  |  |  |  |  |  |
| ө44 | 86 | 51 | 86 | 51 | 86 | 51 |  |  |  |  |  |  |  |  | $\theta 109$ | 23 | 97 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 45$ | 85 | 52 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 110$ | 22 | 98 | 22 | 98 |  |  |  |  |  |  |  |  |  |  |
| $\theta 46$ | 84 | 53 | 84 | 53 |  |  |  |  |  |  |  |  |  |  | $\theta 111$ | 21 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 47$ | 84 | 55 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 112$ | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 |  |  |  |  |
| ${ }^{648}$ | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 |  |  |  |  | $\theta 113$ | 18 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 49$ | 82 | 57 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 114$ | 17 | 99 | 17 | 99 |  |  |  |  |  |  |  |  |  |  |
| $\theta 50$ | 82 | 58 | 82 | 58 |  |  |  |  |  |  |  |  |  |  | 0115 | 16 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 51$ | 81 | 59 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 116$ | 15 | 99 | 15 | 99 | 15 | 99 |  |  |  |  |  |  |  |  |
| $\theta 52$ | 80 | 60 | 80 | 60 | 80 | 60 |  |  |  |  |  |  |  |  | $\theta 117$ | 13 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 53$ | 80 | 61 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 118$ | 12 | 99 | 12 | 99 |  |  |  |  |  |  |  |  |  |  |
| ${ }^{654}$ | 79 | 62 | 79 | 62 |  |  |  |  |  |  |  |  |  |  | $\theta 119$ | 11 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{655}$ | 78 | 62 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 120$ | 10 | 100 | 10 | 100 | 10 | 100 | 10 | 100 |  |  |  |  |  |  |
| ${ }^{656}$ | 77 | 63 | 77 | 63 | 77 | 63 | 77 | 63 |  |  |  |  |  |  | $\theta 121$ | 9 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 57$ | 77 | 64 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 122$ | 7 | 100 | 7 | 100 |  |  |  |  |  |  |  |  |  |  |
| ${ }^{658}$ | 76 | 65 | 76 | 65 |  |  |  |  |  |  |  |  |  |  | $\theta 123$ | 6 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| ¢59 | 75 | 66 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 124$ | 5 | 100 | 5 | 100 | 5 | 100 |  |  |  |  |  |  |  |  |
| $\theta 60$ | 74 | 67 | 74 | 67 | 74 | 67 |  |  |  |  |  |  |  |  | $\theta 125$ | 4 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 61$ | 73 | 68 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 126$ | 2 | 100 | 2 | 100 |  |  |  |  |  |  |  |  |  |  |
| $\theta 62$ | 72 | 69 | 72 | 69 |  |  |  |  |  |  |  |  |  |  | $\theta 127$ | 1 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 63$ | 72 | 70 |  |  |  |  |  |  |  |  |  |  |  |  | $\theta 128$ | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 |
| $\theta 64$ | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## LV8726TA



Figure 41. Vector Locus Plot for Example of 1/128 Micro Step

## LV8726TA

Table 11: Current Ratio [\%] for Micro Step 1/5, 1/10, 1/20, $1 / 50$ and $1 / 100$

|  | 1/100 Step |  | 1/50 Step |  | 1/20 Step |  | 1/10 Step |  | 1/5 Step |  | STEP | 1/100 Step |  | 1/50 Step |  | 1/20 Step |  | 1/10 Step |  | 1/5 Step |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STEP | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 0$ | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | ө51 | 70 | 72 |  |  |  |  |  |  |  |  |
| $\theta 1$ | 100 | 2 |  |  |  |  |  |  |  |  | $\theta 52$ | 68 | 73 | 68 | 73 |  |  |  |  |  |  |
| $\theta 2$ | 100 | 3 | 100 | 3 |  |  |  |  |  |  | $\theta 53$ | 67 | 74 |  |  |  |  |  |  |  |  |
| $\theta 3$ | 100 | 5 |  |  |  |  |  |  |  |  | 854 | 66 | 75 | 66 | 75 |  |  |  |  |  |  |
| $\theta 4$ | 100 | 6 | 100 | 6 |  |  |  |  |  |  | $\theta 55$ | 65 | 76 |  |  | 65 | 76 |  |  |  |  |
| $\theta 5$ | 100 | 8 |  |  | 100 | 8 |  |  |  |  | $\theta 56$ | 64 | 77 | 64 | 77 |  |  |  |  |  |  |
| $\theta 6$ | 100 | 9 | 100 | 9 |  |  |  |  |  |  | $\theta 57$ | 63 | 78 |  |  |  |  |  |  |  |  |
| $\theta 7$ | 99 | 11 |  |  |  |  |  |  |  |  | $\theta 58$ | 61 | 79 | 61 | 79 |  |  |  |  |  |  |
| $\theta 8$ | 99 | 13 | 99 | 13 |  |  |  |  |  |  | $\theta 59$ | 60 | 80 |  |  |  |  |  |  |  |  |
| $\theta 9$ | 99 | 14 |  |  |  |  |  |  |  |  | $\theta 60$ | 59 | 81 | 59 | 81 | 59 | 81 | 59 | 81 | 59 | 81 |
| $\theta 10$ | 99 | 16 | 99 | 16 | 99 | 16 | 99 | 16 |  |  | $\theta 61$ | 58 | 82 |  |  |  |  |  |  |  |  |
| $\theta 11$ | 99 | 17 |  |  |  |  |  |  |  |  | $\theta 62$ | 56 | 83 | 56 | 83 |  |  |  |  |  |  |
| $\theta 12$ | 98 | 19 | 98 | 19 |  |  |  |  |  |  | $\theta 63$ | 55 | 84 |  |  |  |  |  |  |  |  |
| $\theta 13$ | 98 | 20 |  |  |  |  |  |  |  |  | $\theta 64$ | 54 | 84 | 54 | 84 |  |  |  |  |  |  |
| $\theta 14$ | 98 | 22 | 98 | 22 |  |  |  |  |  |  | $\theta 65$ | 52 | 85 |  |  | 52 | 85 |  |  |  |  |
| $\theta 15$ | 97 | 23 |  |  | 97 | 23 |  |  |  |  | $\theta 66$ | 51 | 86 | 51 | 86 |  |  |  |  |  |  |
| $\theta 16$ | 97 | 25 | 97 | 25 |  |  |  |  |  |  | $\theta 67$ | 50 | 87 |  |  |  |  |  |  |  |  |
| $\theta 17$ | 96 | 26 |  |  |  |  |  |  |  |  | $\theta 68$ | 48 | 88 | 48 | 88 |  |  |  |  |  |  |
| $\theta 18$ | 96 | 28 | 96 | 28 |  |  |  |  |  |  | $\theta 69$ | 47 | 88 |  |  |  |  |  |  |  |  |
| $\theta 19$ | 96 | 29 |  |  |  |  |  |  |  |  | $\theta 70$ | 45 | 89 | 45 | 89 | 45 | 89 | 45 | 89 |  |  |
| $\theta 20$ | 95 | 31 | 95 | 31 | 95 | 31 | 95 | 31 | 95 | 31 | $\theta 71$ | 44 | 90 |  |  |  |  |  |  |  |  |
| $\theta 21$ | 95 | 32 |  |  |  |  |  |  |  |  | $\theta 72$ | 43 | 90 | 43 | 90 |  |  |  |  |  |  |
| $\theta 22$ | 94 | 34 | 94 | 34 |  |  |  |  |  |  | $\theta 73$ | 41 | 91 |  |  |  |  |  |  |  |  |
| $\theta 23$ | 94 | 35 |  |  |  |  |  |  |  |  | $\theta 74$ | 40 | 92 | 40 | 92 |  |  |  |  |  |  |
| $\theta 24$ | 93 | 37 | 93 | 37 |  |  |  |  |  |  | $\theta 75$ | 38 | 92 |  |  | 38 | 92 |  |  |  |  |
| $\theta 25$ | 92 | 38 |  |  | 92 | 38 |  |  |  |  | $\theta 76$ | 37 | 93 | 37 | 93 |  |  |  |  |  |  |
| $\theta 26$ | 92 | 40 | 92 | 40 |  |  |  |  |  |  | $\theta 77$ | 35 | 94 |  |  |  |  |  |  |  |  |
| $\theta 27$ | 91 | 41 |  |  |  |  |  |  |  |  | $\theta 78$ | 34 | 94 | 34 | 94 |  |  |  |  |  |  |
| $\theta 28$ | 90 | 43 | 90 | 43 |  |  |  |  |  |  | $\theta 79$ | 32 | 95 |  |  |  |  |  |  |  |  |
| $\theta 29$ | 90 | 44 |  |  |  |  |  |  |  |  | $\theta 80$ | 31 | 95 | 31 | 95 | 31 | 95 | 31 | 95 | 31 | 95 |
| $\theta 30$ | 89 | 45 | 89 | 45 | 89 | 45 | 89 | 45 |  |  | $\theta 81$ | 29 | 96 |  |  |  |  |  |  |  |  |
| $\theta 31$ | 88 | 47 |  |  |  |  |  |  |  |  | $\theta 82$ | 28 | 96 | 28 | 96 |  |  |  |  |  |  |
| $\theta 32$ | 88 | 48 | 88 | 48 |  |  |  |  |  |  | $\theta 83$ | 26 | 96 |  |  |  |  |  |  |  |  |
| $\theta 33$ | 87 | 50 |  |  |  |  |  |  |  |  | $\theta 84$ | 25 | 97 | 25 | 97 |  |  |  |  |  |  |
| Ө34 | 86 | 51 | 86 | 51 |  |  |  |  |  |  | $\theta 85$ | 23 | 97 |  |  | 23 | 97 |  |  |  |  |
| $\theta 35$ | 85 | 52 |  |  | 85 | 52 |  |  |  |  | $\theta 86$ | 22 | 98 | 22 | 98 |  |  |  |  |  |  |
| $\theta 36$ | 84 | 54 | 84 | 54 |  |  |  |  |  |  | $\theta 87$ | 20 | 98 |  |  |  |  |  |  |  |  |
| $\theta 37$ | 84 | 55 |  |  |  |  |  |  |  |  | $\theta 88$ | 19 | 98 | 19 | 98 |  |  |  |  |  |  |
| $\theta 38$ | 83 | 56 | 83 | 56 |  |  |  |  |  |  | $\theta 89$ | 17 | 99 |  |  |  |  |  |  |  |  |
| $\theta 39$ | 82 | 58 |  |  |  |  |  |  |  |  | $\theta 90$ | 16 | 99 | 16 | 99 | 16 | 99 | 16 | 99 |  |  |
| $\theta 40$ | 81 | 59 | 81 | 59 | 81 | 59 | 81 | 59 | 81 | 59 | $\theta 91$ | 14 | 99 |  |  |  |  |  |  |  |  |
| $\theta 41$ | 80 | 60 |  |  |  |  |  |  |  |  | $\theta 92$ | 13 | 99 | 13 | 99 |  |  |  |  |  |  |
| $\theta 42$ | 79 | 61 | 79 | 61 |  |  |  |  |  |  | $\theta 93$ | 11 | 99 |  |  |  |  |  |  |  |  |
| $\theta 43$ | 78 | 63 |  |  |  |  |  |  |  |  | $\theta 94$ | 9 | 100 | 9 | 100 |  |  |  |  |  |  |
| $\theta 44$ | 77 | 64 | 77 | 64 |  |  |  |  |  |  | $\theta 95$ | 8 | 100 |  |  | 8 | 100 |  |  |  |  |
| $\theta 45$ | 76 | 65 |  |  | 76 | 65 |  |  |  |  | $\theta 96$ | 6 | 100 | 6 | 100 |  |  |  |  |  |  |
| $\theta 46$ | 75 | 66 | 75 | 66 |  |  |  |  |  |  | $\theta 97$ | 5 | 100 |  |  |  |  |  |  |  |  |
| $\theta 47$ | 74 | 67 |  |  |  |  |  |  |  |  | $\theta 98$ | 3 | 100 | 3 | 100 |  |  |  |  |  |  |
| $\theta 48$ | 73 | 68 | 73 | 68 |  |  |  |  |  |  | $\theta 99$ | 2 | 100 |  |  |  |  |  |  |  |  |
| $\theta 49$ | 72 | 70 |  |  |  |  |  |  |  |  | $\theta 100$ | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 |
| $\theta 50$ | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 |  |  |  |  |  |  |  |  |  |  |  |  |  |

## LV8726TA



Figure 42. Vector Locus Plot for Example of $\mathbf{1 / 1 0 0}$ Micro Step

## LV8726TA

Table 12: Current Ratio [\%] for Micro Step 1/3, 1/6, $1 / 12$ and $1 / 36$

| STEP | 1/36 Step |  | 1/12 Step |  | 1/6 Step |  | 1/3 Step |  | STEP | 1/36 Step |  | 1/12 Step |  | 1/6 Step |  | 1/3 Step |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 0$ | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | $\theta 19$ | 68 | 74 |  |  |  |  |  |  |
| Ө1 | 100 | 4 |  |  |  |  |  |  | $\theta 20$ | 64 | 77 |  |  |  |  |  |  |
| Ө2 | 100 | 9 |  |  |  |  |  |  | ө21 | 61 | 79 | 61 | 79 |  |  |  |  |
| $\theta 3$ | 99 | 13 | 99 | 13 |  |  |  |  | $\theta 22$ | 57 | 82 |  |  |  |  |  |  |
| Ө4 | 98 | 17 |  |  |  |  |  |  | $\theta 23$ | 54 | 84 |  |  |  |  |  |  |
| $\theta 5$ | 98 | 22 |  |  |  |  |  |  | Ө24 | 50 | 87 | 50 | 87 | 50 | 87 | 50 | 87 |
| $\theta 6$ | 97 | 26 | 97 | 26 | 97 | 26 |  |  | ө25 | 46 | 89 |  |  |  |  |  |  |
| ө7 | 95 | 30 |  |  |  |  |  |  | ө26 | 42 | 91 |  |  |  |  |  |  |
| $\theta 8$ | 94 | 34 |  |  |  |  |  |  | ө27 | 38 | 92 | 38 | 92 |  |  |  |  |
| $\theta 9$ | 92 | 38 | 92 | 38 |  |  |  |  | ө28 | 34 | 94 |  |  |  |  |  |  |
| $\theta 10$ | 91 | 42 |  |  |  |  |  |  | ө29 | 30 | 95 |  |  |  |  |  |  |
| $\theta 11$ | 89 | 46 |  |  |  |  |  |  | ө30 | 26 | 97 | 26 | 97 | 26 | 97 |  |  |
| $\theta 12$ | 87 | 50 | 87 | 50 | 87 | 50 | 87 | 50 | Ө31 | 22 | 98 |  |  |  |  |  |  |
| $\theta 13$ | 84 | 54 |  |  |  |  |  |  | $\theta 32$ | 17 | 98 |  |  |  |  |  |  |
| Ө14 | 82 | 57 |  |  |  |  |  |  | $\theta 33$ | 13 | 99 | 13 | 99 |  |  |  |  |
| $\theta 15$ | 79 | 61 | 79 | 61 |  |  |  |  | $\theta 34$ | 9 | 100 |  |  |  |  |  |  |
| O16 | 77 | 64 |  |  |  |  |  |  | $\theta 35$ | 4 | 100 |  |  |  |  |  |  |
| $\theta 17$ | 74 | 68 |  |  |  |  |  |  | $\theta 36$ | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 |
| $\theta 18$ | 71 | 71 | 71 | 71 | 71 | 71 |  |  |  |  |  |  |  |  |  |  |  |



Figure 43. Vector Locus Plot for Example of $1 / 36$ Micro Step


Figure 44-1. Current Waveform Example: Case of 1/2 Step CW

| $1 / 2$ (Half) step |
| :--- |
| $\mathrm{VM}=48 \mathrm{~V}, \mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{VREF}=1.1 \mathrm{~V}$ (lout $\approx 2.0 \mathrm{~A}$ ) |
| $\mathrm{RF} 1 / 2=0.11 \mathrm{k} \Omega, \mathrm{STEP}=2000 \mathrm{~Hz}$ |
| Rcoil $=0.47 \Omega$ |
| Decay mode: Mixed (25\% Fast) |
| PWM (chopping) period: 8us |



Figure 44-2. Current Waveform Example of the stepper motor: Case of $\mathbf{1 / 2}$ Step CW

## LV8726TA



Figure 45-1. Current Waveform Example: Case of 1/16 Step CW

```
1/16 step
VM=48V, VCC=3.3V, VREF=1.1V (lout\approx2.0A)
RF1/2=0.11k\Omega, STEP=2000Hz
Rcoil=0.47\Omega
Decay mode: Mixed (25% Fast)
PWM (chopping) period: 8us
```



Figure 45-2. Current Waveform Example of the stepper motor: Case of 1/16 Step CW


Figure 46-1. Current Waveform Example: Case of 1/128 Step CW

```
1/128 step
VM=48V, VCC=3.3V, VREF=1.1V (lout\approx2.0A)
RF1/2=0.11k\Omega,STEP=2000Hz
Rcoil=0.47\Omega
Decay mode: Mixed (25% Fast)
PWM (chopping) period: 8us
```



Figure 46-2. Current Waveform Example of the stepper motor: Case of 1/128 Step CW

## Over-Current Protection (OCP)

The over-current covers the following three circuit short modes.

1. Output shorted to power rail
2. Output shorted to ground
3. Loads shorted to each other (two outputs of a channel)
Figure 48, Figure 49. and Figure 50. show these three circuit short modes.
The over-current is detected when the voltage between drain and source of the external P-MOSFET exceeds 3 V during turn-on.
For the low side, it is detected when RFx voltage exceeds three times the RFx voltage defined by applying setting current ( $\mathrm{ATT}_{\text {RATIO }}=1.0: 100 \%$ ). RFx pin voltage is as shown in Equation 6. Refer to equation 2 to determine Iout.

$$
\begin{aligned}
V_{R F x(\max )} & =I_{O U T(\max )} \cdot R_{R F x} \\
& =\frac{V_{R E F}}{5} \ldots \ldots(6)
\end{aligned}
$$

Where,
$\mathrm{I}_{\text {OUT(max) }}:$ Coil current [A] ( $\mathrm{ATT}_{\text {RATIO }}=1.0: 100 \%$ )
$\mathrm{R}_{\text {RFx }}:$ Resistor between RFx and GND [ $\Omega$ ]
$\mathrm{V}_{\mathrm{RFx}(\max )}: \mathrm{RFX}$ voltage [V] $\left(\mathrm{ATT}_{\text {RATIO }}=1.0: 100 \%\right)$
For example, in case of
$V_{R E F}=1.5[\mathrm{~V}]$
$V_{R F x(\max )}=\frac{1.5}{5}[\mathrm{~V}]=0.3[\mathrm{~V}]$
The over-current protection voltage of low side is

$$
3 \cdot V_{R F x(\max )}=3 \times 0.3[\mathrm{~V}]=0.9[\mathrm{~V}]
$$

It depends on VREF input voltage.

## Latched OCP

If a coil current exceeds the detection current level for $2 \mu \mathrm{~s}$, the outputs are turned off. Subsequently, the outputs are turned on again after the timer latch period (typ: $256 \mu \mathrm{~s}$ ). If the output remains in over-current condition, it will be turned off again and remain latched off. In this case the programmed EMO output is asserted. The over-current protection latch (the outputs are turned off), is released by setting $S T=$ "L".


Figure 47. Timing Chart of Latched OCP

## Auto Reset OCP

When the over-current is detected for $2 \mu \mathrm{~s}$ (typ), the outputs turned off for 2 ms (typ), and they are turned on again after 2 ms . If the over-current mode still continues, over-current protection circuit is continued repetition operation of on and off until the current gets down.

## Under Voltage Lockout (UVLO)

The integrated UVLO protection enables safe shutdown of the system if the voltage on either VM or VCC drops. When the VM voltage is less than 7.6 V (typ), the outputs are turned off and EMO output is asserted. When the VCC voltage is less than 2.3 V (typ), logic circuits are put into the reset state and the outputs are turned off.

## Thermal Shutdown (TSD)

The built-in TSD protection prevents damage to the LV8726 from excessive heat. If the junction temperature $\mathrm{T}_{\mathrm{j}}$ exceeds $180^{\circ} \mathrm{C}$ (typ), the outputs are turned off. If $\mathrm{T}_{\mathrm{j}}$ goes down under $140^{\circ} \mathrm{C}\left(40^{\circ} \mathrm{C}\right.$ of hysteresis), the outputs are automatically restored. This thermal shutdown function doesn't guarantee protection of the set and the destruction prevention.


Figure 48. Short Output to Power Rail


Figure 49. Short Output to GND
Load short


Figure 50. Short Load

## LV8726TA

## PCB LAYOUT GUIDELINES

## VM and Ground routing

Make sure to connect VM and the power rail of the external P channel MOSFETs by a low impedance route. As high current flows into the source of the N channel MOSFETs, these sources must also be connected by a low impedance route to power ground (PGND). PGND and GND (pin 30) of LV8726 must also be connected by low impedance traces.

## Exposed Pad

The exposed pad is connected to the frame of the LV8726 and must be connected to GND. When GND
(pin 30) and PGND of the N channel MOSFETs are in the same plane, connect the exposed pad to same GND. Do not connect the exposed pad to the PGND only. If GND (30pin) and PGND are divided, connect it to GND (30pin).

## Thermal Test conditions

Size: $90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ (two layers PCB) Material: Glass epoxy
Copper wiring density: $\mathrm{L} 1=55 \% / \mathrm{L} 2=70 \%$


Figure 51. Pattern Diagram of Top and Bottom Layer

## Recommendation

The thermal data provided is for the thermal test condition where $90 \%$ or more of the exposed die pad is soldered.

It is recommended to derate critical parameters for a safe design. Electrical parameters that are recommended to be derated are: operating voltage, operating current, junction temperature, and device power dissipation. The recommended derating for a safe design is as shown below:

Check solder joints and verify reliability of solder joints for critical areas such as exposed die pad, power pins and grounds.

Any void or deterioration in solder joint of these critical areas may cause deterioration in thermal conduction and lead to thermal destruction of the device.

- Maximum $80 \%$ for operating voltage
- Maximum $80 \%$ for operating current
- Maximum $80 \%$ for junction temperature


## LV8726TA

## PACKAGE DIMENSIONS

unit : mm
TQFP48 EP 7x7, 0.5P
CASE 932F
ISSUE C

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B STK672-630CN-E TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801

LB11851FA-BH NCV70627DQ001R2G

