## LV8729V

Bi-CMOS IC

## PWM Constant-Current Control Stepper Motor Driver

## ON Semiconductor ${ }^{\text {® }}$

http:/lonsemi.com

## Overview

The LV8729V is a PWM current-controlled microstep bipolar stepper motor driver.
This driver can perform eight times of excitation of the second phase to 32 W 1 -second phase and can drive simply by the CLK input.

## Function

- Single-channel PWM current control stepper motor driver.
- BiCDMOS process IC.
- Output on-resistance (upper side : $0.35 \Omega$; lower side : $0.3 \Omega$; total of upper and lower : $0.65 \Omega ; \mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{IO}=1.8 \mathrm{~A}$ )
- 2-phase, 1-2 phase, W1-2 phase, 2W1-2 phase, 4W1-2 phase,8W1-2 phase, 16W1-2 phase, 32W1-2 phase excitation are selectable.
- Advance the excitation step with the only step signal input.
- Available forward reverse control.
- Over current protection circuit.
- Thermal shutdown circuit.
- Input pull down resistance
- With reset pin and enable pin.


SSOP44K (275mil)

## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | VM max | VM, VM1, VM2 | 36 | V |
| Maximum output current | $\mathrm{I}_{0}$ max | Per 1ch | 1.8 | A |
| Maximum logic input voltage | $\mathrm{V}_{\text {IN }}$ max | ST , MD1, MD2 , MD3 , OE , RST , FR , | 6 | V |
| Maximum VREF input voltage | VREF max |  | 6 | V |
| Maximum MO input voltage | $\mathrm{V}_{\text {MO }}$ max |  | 6 | V |
| Maximum DOWN input voltage | $V_{\text {DOWN }}$ max |  | 6 | V |
| Allowable power dissipation | Pd max | * | 3.85 | W |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified circuit board : $90.0 \mathrm{~mm} \times 90.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy 2-layer board, with backside mounting.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## ORDERING INFORMATION

See detailed ordering and shipping information on page 21 of this data sheet.

Allowable Operating Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Supply voltage range | VM | $\mathrm{VM}, \mathrm{VM} 1, \mathrm{VM} 2$ | 9 to 32 | V |
| Logic input voltage | V IN | $\mathrm{ST}, \mathrm{MD1}, \mathrm{MD2,MD3} ,\mathrm{OE} \mathrm{} ,\mathrm{RST} \mathrm{} ,\mathrm{FR} \mathrm{} STEP$, | 0 to 5 | V |
| VREF input voltage range | VREF |  | 0 to 3 | V |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VM}=24 \mathrm{~V}, \mathrm{VREF}=1.5 \mathrm{~V}$

| Parameter |  | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | typ | max |  |
| Standby mode current drain |  |  | ${ }^{\prime} \mathrm{M}^{\text {st }}$ | ST = "L", VM + VM1 + VM2 |  | 70 | 100 | $\mu \mathrm{A}$ |
| Current drain |  | IM | $\begin{aligned} & \text { ST = "H", OE = "H", no load } \\ & \text { VM+VM1+VM2 } \end{aligned}$ |  | 3.3 | 4.6 | mA |
| Thermal shutdown temperature |  | TSD | Design guarantee | 150 | 180 | 200 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width |  | $\Delta T S D$ | Design guarantee |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |
| Logic pin input current |  | ${ }_{1} \mathrm{~N}^{\mathrm{L}}$ | ST , MD1 , MD2, MD3 , OE , RST , FR , STEP, $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | 3 | 8 | 15 | $\mu \mathrm{A}$ |
|  |  | ${ }_{\mathrm{I}}^{\mathrm{N}} \mathrm{H}$ | ST , MD1 , MD2 , MD3 , OE , RST , FR , STEP, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 30 | 50 | 70 | $\mu \mathrm{A}$ |
| Logic input voltage | High | $\mathrm{V}_{1 \mathrm{~N} \mathrm{H}}$ | ST , MD1, MD2 , MD3, OE , RST , FR , STEP | 2.0 |  | 5.0 | V |
|  | Low | $\mathrm{V}_{\text {IN }} \mathrm{L}$ |  | 0 |  | 0.8 | V |
| Chopping frequency |  | Fch | Cosc1 $=100 \mathrm{pF}$ | 70 | 100 | 130 | kHz |
| OSC1 pin charge/discharge current |  | losc1 |  | 7 | 10 | 13 | $\mu \mathrm{A}$ |
| Chopping oscillation circuit threshold voltage |  | Vtup1 |  | 0.8 | 1 | 1.2 | V |
|  |  | Vtdown1 |  | 0.3 | 0.5 | 0.7 | V |
| VREF pin input voltage |  | Iref | VREF $=1.5 \mathrm{~V}$ | -0.5 |  |  | $\mu \mathrm{A}$ |
| DOWN output residual voltagr |  | $\mathrm{V}_{\text {O }}$ 1DOWN | Idown $=1 \mathrm{~mA}$ |  | 40 | 100 | mV |
| MO pin residual voltage |  | $\mathrm{V}_{\mathrm{O}} 1 \mathrm{MO}$ | $1 \mathrm{mo}=1 \mathrm{~mA}$ |  | 40 | 100 | mV |
| Hold current switching frequency |  | Fdown | Cosc2 $=1500 \mathrm{pF}$ | 1.12 | 1.6 | 2.08 | Hz |
| Hold current switching frequency threshold voltage |  | Vtup2 |  | 0.8 | 1 | 1.2 | V |
|  |  | Vtdown2 |  | 0.3 | 0.5 | 0.7 | V |
| VREG1 output voltage |  | Vreg1 |  | 4.7 | 5 | 5.3 | V |
| VREG2 output voltage |  | Vreg2 | $\mathrm{V}_{\mathrm{M}}$ | 18 | 19 | 20 | V |
| Output on-resistance |  | Ronu | $\mathrm{I}_{\mathrm{O}}=1.8 \mathrm{~A}$, high-side ON resistance |  | 0.35 | 0.455 | $\Omega$ |
|  |  | Rond | $\mathrm{I}_{\mathrm{O}}=1.8 \mathrm{~A}$, low-side ON resistance |  | 0.3 | 0.39 | $\Omega$ |
| Output leakage current |  | Ioleak | $\mathrm{V}_{\mathrm{M}}=36 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Diode forward voltage |  | VD | $\mathrm{I}_{\mathrm{D}}=-1.8 \mathrm{~A}$ |  | 1 | 1.4 | V |
| Current setting reference voltage |  | VRF | VREF $=1.5 \mathrm{~V}$, Current ratio 100\% | 0.285 | 0.3 | 0.315 | V |

[^0] indicated by the Electrical Characteristics if operated under different conditions.

## Package Dimensions

unit : mm (typ)

## SSOP44K (275mil) Exposed Pad

CASE 940AF
ISSUE A


BOTTOM VIEW


## SOLDERING FOOTPRINT*



NOTES:

1. The measurements are for reference only, and unable to guarantee.
2. Please take appropriate action to design the actual Exposed Die Pad and Fin portion.
3. After setting, verification on the product must be done.
(Although there are no recommended design for Exposed Die Pad and Fin portion Metal mask and shape for Through-Hole pitch (Pitch \& Via etc), checking the soldered joint condition and reliability verification of soldered joint will be needed. Void • gradient • insufficient thickness of soldered joint or bond degradation could lead IC destruction because thermal conduction to substrate becomes poor.)
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## GENERIC MARKING DIAGRAM* <br>  <br> 

XXXXX = Specific Device Code
$Y=$ Year
M = Month
DDD = Additional Traceability Data
*This information is generic. Please refer to device data sheet for actual part marking $\mathrm{Pb}-$ Free indicator, " $G$ " or microdot " $\quad$ ", may or may not be present.

## Pin Assignment




Substrate Specifications (Substrate recommended for operation of LV8729V)
$\begin{array}{ll}\text { Size } & : 90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm} \text { (two-layer substrate [2SOP]) } \\ \text { Material } & : \text { Glass epoxy } \\ \text { Copper wiring density } & : \mathrm{L} 1=85 \% / \mathrm{L} 2=90 \%\end{array}$


L1 : Copper wiring pattern diagram


L2 : Copper wiring pattern diagram

## Cautions

1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when $90 \%$ or more of the Exposed Die-Pad is wet.
2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.
Accordingly, the design must ensure these stresses to be as low or small as possible.
The guideline for ordinary derating is shown below :
(1)Maximum value $80 \%$ or less for the voltage rating
(2)Maximum value $80 \%$ or less for the current rating
(3)Maximum value $80 \%$ or less for the temperature rating
3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc.
Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

## Block Diagram



Pin Functions

| Pin No. | Pin Name | Pin Function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 7 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 13 \\ 14 \end{gathered}$ | MD1 <br> MD2 <br> MD3 <br> OE <br> RST <br> FR <br> STP | Excitation mode switching pin <br> Excitation mode switching pin <br> Excitation mode switching pin <br> Output enable signal input pin <br> Reset signal input pin <br> Forward / Reverse signal input pin <br> Step clock pulse signal input pin |  |
| 6 | ST | Chip enable pin. |  |
| $\begin{gathered} 23,24 \\ 25 \\ 28,29 \\ 30,31 \\ \\ 32,33 \\ 34,35 \\ 36,37 \\ 38,39 \\ 42 \\ 43,44 \end{gathered}$ | OUT2B <br> PGND2 <br> $V_{M}{ }^{2}$ <br> RF2 <br> OUT2A <br> OUT1B <br> RF1 <br> $V_{M}{ }^{1}$ <br> PGND1 <br> OUT1A | Channel 2 OUTB output pin. <br> Channel 2 Power system ground <br> Channel 2 motor power supply connection pin. <br> Channel 2 current-sense resistor connection pin. <br> Channel 2 OUTA output pin. <br> Channel 1 OUTB output pin. <br> Channel 1 current-sense resistor connection pin. <br> Channel 1 motor power supply pin. <br> Channel 1 Power system ground <br> Channel 1 OUTA output pin. |  |
| 21 | VREF | Constant-current control reference voltage input pin. |  |

Continued on next page.

LV8729V
Continued from preceding page.

| Pin No. | Pin Name | Pin Function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| 3 | VREG2 | Internal regulator capacitor connection pin. |  |
| 5 | VREG1 | Internal regulator capacitor connection pin. |  |
| $\begin{aligned} & 18 \\ & 19 \\ & 20 \end{aligned}$ | EMO <br> DOWN <br> MO | Over-current detection alarm output pin. Holding current output pin. Position detecting monitor pin. |  |
| $\begin{aligned} & 15 \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { OSC1 } \\ & \text { OSC2 } \end{aligned}$ | Copping frequency setting capacitor connection pin. Holding current detection time setting capacitor connection pin. |  |

## Reference describing operation

(1) Stand-by function

When ST pin is at low levels, the IC enters stand-by mode, all logic is reset and output is turned OFF. When ST pin is at high levels, the stand-by mode is released.
(2) STEP pin function

| Input |  | Operating mode |
| :---: | :---: | :---: |
| ST | STP |  |
| Low | ${ }^{*}$ | Standby mode |
| High |  | Excitation step proceeds |
| High |  |  |

(3) Input Timing


TstepH/TstepL : Clock H/L pulse width (min 500ns)
Tds : Data set-up time (min 500ns)
Tdh : Data hold time (min 500ns)
(4) Excitation setting method

Set the excitation setting as shown in the following table by setting MD1 pin, MD2 pin and MD3 pin.

| Input |  |  | Mode <br> (Excitation) | Initial position |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MD3 | MD2 | MD1 |  | 1ch current | 2ch current |
| Low | Low | Low | 2 phase | 100\% | -100\% |
| Low | Low | High | 1-2 phase | 100\% | 0\% |
| Low | High | Low | W1-2 phase | 100\% | 0\% |
| Low | High | High | 2W1-2 phase | 100\% | 0\% |
| High | Low | Low | 4W1-2 phase | 100\% | 0\% |
| High | Low | High | 8W1-2 phase | 100\% | 0\% |
| High | High | Low | 16W1-2 phase | 100\% | 0\% |
| High | High | High | 32W1-2 phase | 100\% | 0\% |

The initial position is also the default state at start-up and excitation position at counter-reset in each excitation mode.
(5) Output current setting

Output current is set shown below by the VREF pin (applied voltage) and a resistance value between RF1(2) pin and GND.

IOUT $=($ VREF $/ 5$ ) / RF1 (2) resistance

* The setting value above is a $100 \%$ output current in each excitation mode.
(Example) When VREF $=1.1 \mathrm{~V}$ and RF1 (2) resistance is $0.22 \Omega$, the setting is shown below.

$$
\text { IOUT }=(1.1 \mathrm{~V} / 5) / 0.22 \Omega=1.0 \mathrm{~A}
$$

(6) Output enable function

When the OE pin is set Low, the output is forced OFF and goes to high impedance. However, the internal logic circuits are operating, so the excitation position proceeds when the STP is input. Therefore, when OE pin is returned to High, the output level conforms to the excitation position proceeded by the STP input.


## (7) Reset function

When the RST pin is set Low, the output goes to initial mode and excitation position is fixed in the initial position for STP pin and FR pin input. MO pin outputs at low levels at the initial position. (Open drain connection)

(8) Forward / reverse switching function

| FR | Operating mode |
| :---: | :---: |
| Low | Clockwise (CW) |
| High | Counter-clockwise (CCW) |



The internal D/A converter proceeds by a bit on the rising edge of the step signal input to the STP pin. In addition, CW and CCW mode are switched by FR pin setting.
In CW mode, the channel 2 current phase is delayed by $90^{\circ}$ relative to the channel 1 current.
In CCW mode, the channel 2 current phase is advanced by $90^{\circ}$ relative to the channel 1 current.
(9) EMO, DOWN, MO output pin

The output pin is open -drain connection. When it becomes prescribed, it turns on, and each pin outputs the Low level.

| Pin state | EMO | DOWN | MO |
| :---: | :---: | :---: | :---: |
| Low | At detection of over-current | Holding current state | Initial position |
| OFF | Normal state | Normal state | Non initial position |

(10) Chopping frequency setting function

Chopping frequency is set as shown below by a capacitor between OSC1 pin and GND.
Fcp $=1 /\left(\operatorname{Cosc} 1 / 10 \times 10^{-6}\right)(H z)$
(Example) When Cosc $1=200 \mathrm{pF}$, the chopping frequency is shown below.

$$
\text { Fcp }=1 /\left(200 \times 10^{-12} / 10 \times 10^{-6}\right)=50(\mathrm{kHz})
$$

(11) Output current vector locus (one step is normalized to 90 degrees)


Current setting ratio in each excitation mode

| STEP | 32W1-2 phase(\%) |  | 16W1-2 phase(\%) |  | 8W1-2 phase(\%) |  | 4W1-2 phase(\%) |  | 2W1-2 phase (\%) |  | W1-2 phase (\%) |  | 1-2 phase (\%) |  | 2 phase (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1 ch | 2ch | 1 ch | 2ch | 1 ch | 2 ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 0$ | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 |  |  |
| $\theta 1$ | 100 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 2$ | 100 | 2 | 100 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 3$ | 100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 4$ | 100 | 5 | 100 | 5 | 100 | 5 |  |  |  |  |  |  |  |  |  |  |
| $\theta 5$ | 100 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 6$ | 100 | 7 | 100 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 7$ | 100 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 8$ | 100 | 10 | 100 | 10 | 100 | 10 | 100 | 10 |  |  |  |  |  |  |  |  |
| $\theta 9$ | 99 | 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 10$ | 99 | 12 | 99 | 12 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 11$ | 99 | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 12$ | 99 | 15 | 99 | 15 | 99 | 15 |  |  |  |  |  |  |  |  |  |  |
| $\theta 13$ | 99 | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 14$ | 99 | 17 | 99 | 17 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 15$ | 98 | 18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 16$ | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 |  |  |  |  |  |  |
| $\theta 17$ | 98 | 21 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 18$ | 98 | 22 | 98 | 22 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 19$ | 97 | 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 20$ | 97 | 24 | 97 | 24 | 97 | 24 |  |  |  |  |  |  |  |  |  |  |
| $\theta 21$ | 97 | 25 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 22$ | 96 | 27 | 96 | 27 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 23$ | 96 | 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 24$ | 96 | 29 | 96 | 29 | 96 | 29 | 96 | 29 |  |  |  |  |  |  |  |  |
| $\theta 25$ | 95 | 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Continued on next page.

Continued from preceding page.

| STEP | 32W1-2 phase |  | 16W1-2 phase |  | 8W1-2 phase |  | 4W1-2 phase |  | 2W1-2 phase |  | W1-2 phase (\%) |  | 1-2 phase (\%) |  | 2 phase (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 26$ | 95 | 31 | 95 | 31 |  |  |  |  |  |  |  |  |  |  |  |  |
| 027 | 95 | 33 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 28$ | 94 | 34 | 94 | 34 | 94 | 34 |  |  |  |  |  |  |  |  |  |  |
| $\theta 29$ | 94 | 35 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 30$ | 93 | 36 | 93 | 36 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 31$ | 93 | 37 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 32$ | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 |  |  |  |  |
| $\theta 33$ | 92 | 39 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 34$ | 91 | 41 | 91 | 41 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 35$ | 91 | 42 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 36$ | 90 | 43 | 90 | 43 | 90 | 43 |  |  |  |  |  |  |  |  |  |  |
| $\theta 37$ | 90 | 44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 38$ | 89 | 45 | 89 | 45 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 39$ | 89 | 46 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 40$ | 88 | 47 | 88 | 47 | 88 | 47 | 88 | 47 |  |  |  |  |  |  |  |  |
| $\theta 41$ | 88 | 48 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 42$ | 87 | 49 | 87 | 49 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 43$ | 86 | 50 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 44$ | 86 | 51 | 86 | 51 | 86 | 51 |  |  |  |  |  |  |  |  |  |  |
| $\theta 45$ | 85 | 52 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 46$ | 84 | 53 | 84 | 53 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 47$ | 84 | 55 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 48$ | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 |  |  |  |  |  |  |
| $\theta 49$ | 82 | 57 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 050 | 82 | 58 | 82 | 58 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 51$ | 81 | 59 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 52$ | 80 | 60 | 80 | 60 | 80 | 60 |  |  |  |  |  |  |  |  |  |  |
| $\theta 53$ | 80 | 61 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 054 | 79 | 62 | 79 | 62 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 55$ | 78 | 62 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 56$ | 77 | 63 | 77 | 63 | 77 | 63 | 77 | 63 |  |  |  |  |  |  |  |  |
| $\theta 57$ | 77 | 64 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 58$ | 76 | 65 | 76 | 65 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 59$ | 75 | 66 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 60$ | 74 | 67 | 74 | 67 | 74 | 67 |  |  |  |  |  |  |  |  |  |  |
| $\theta 61$ | 73 | 68 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 62$ | 72 | 69 | 72 | 69 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 63$ | 72 | 70 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 64$ | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 71 | 100 | 100 |
| $\theta 65$ | 70 | 72 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 66$ | 69 | 72 | 69 | 72 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 67$ | 68 | 73 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 68$ | 67 | 74 | 67 | 74 | 67 | 74 |  |  |  |  |  |  |  |  |  |  |
| $\theta 69$ | 66 | 75 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 70$ | 65 | 76 | 65 | 76 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 71$ | 64 | 77 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 72$ | 63 | 77 | 63 | 77 | 63 | 77 | 63 | 77 |  |  |  |  |  |  |  |  |
| $\theta 73$ | 62 | 78 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 74$ | 62 | 79 | 62 | 79 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 75$ | 61 | 80 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 76$ | 60 | 80 | 60 | 80 | 60 | 80 |  |  |  |  |  |  |  |  |  |  |
| $\theta 77$ | 59 | 81 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 78$ | 58 | 82 | 58 | 82 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 79$ | 57 | 82 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 80$ | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 | 56 | 83 |  |  |  |  |  |  |
| $\theta 81$ | 55 | 84 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 82$ | 53 | 84 | 53 | 84 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 83$ | 52 | 85 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 84$ | 51 | 86 | 51 | 86 | 51 | 86 |  |  |  |  |  |  |  |  |  |  |
| $\theta 85$ | 50 | 86 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 86$ | 49 | 87 | 49 | 87 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 87$ | 48 | 88 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 88$ | 47 | 88 | 47 | 88 | 47 | 88 | 47 | 88 |  |  |  |  |  |  |  |  |
| $\theta 89$ | 46 | 89 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 90$ | 45 | 89 | 45 | 89 |  |  |  |  |  |  |  |  |  |  |  |  |

LV8729V
Continued from preceding page.

| STEP | 32W1-2 phase |  | 16W1-2 phase |  | 8W1-2 phase |  | 4W1-2 phase |  | 2W1-2 phase |  | W1-2 phase (\%) |  | 1-2 phase (\%) |  | 2 phase (\%) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch | 1ch | 2ch |
| $\theta 91$ | 44 | 90 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 92$ | 43 | 90 | 43 | 90 | 43 | 90 |  |  |  |  |  |  |  |  |  |  |
| $\theta 93$ | 42 | 91 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 94$ | 41 | 91 | 41 | 91 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 95$ | 39 | 92 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 96$ | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 | 38 | 92 |  |  |  |  |
| $\theta 97$ | 37 | 93 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 98$ | 36 | 93 | 36 | 93 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 99$ | 35 | 94 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 100$ | 34 | 94 | 34 | 94 | 34 | 94 |  |  |  |  |  |  |  |  |  |  |
| $\theta 101$ | 33 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 102$ | 31 | 95 | 31 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 103$ | 30 | 95 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 104$ | 29 | 96 | 29 | 96 | 29 | 96 | 29 | 96 |  |  |  |  |  |  |  |  |
| $\theta 105$ | 28 | 96 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 106$ | 27 | 96 | 27 | 96 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 107$ | 25 | 97 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 108$ | 24 | 97 | 24 | 97 | 24 | 97 |  |  |  |  |  |  |  |  |  |  |
| $\theta 109$ | 23 | 97 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 110$ | 22 | 98 | 22 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 111$ | 21 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 112$ | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 | 20 | 98 |  |  |  |  |  |  |
| $\theta 113$ | 18 | 98 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 114$ | 17 | 99 | 17 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 115$ | 16 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 116$ | 15 | 99 | 15 | 99 | 15 | 99 |  |  |  |  |  |  |  |  |  |  |
| $\theta 117$ | 13 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 118$ | 12 | 99 | 12 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 119$ | 11 | 99 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 120$ | 10 | 100 | 10 | 100 | 10 | 100 | 10 | 100 |  |  |  |  |  |  |  |  |
| $\theta 121$ | 9 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 122$ | 7 | 100 | 7 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 123$ | 6 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 124$ | 5 | 100 | 5 | 100 | 5 | 100 |  |  |  |  |  |  |  |  |  |  |
| $\theta 125$ | 4 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 126$ | 2 | 100 | 2 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 127$ | 1 | 100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\theta 128$ | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 |  |  |

(12) Current wave example in each excitation mode ( 2 phase, 1-2 phase, 4W1-2 phase, 32W1-2 phase) 2-phase excitation (CW mode)


1-2 phase excitation (CW mode)

STP

MO

I1

12


4W1-2 phase excitation ( CW mode )


32W1-2 phase excitation (CW mode )

(13) Current control operation
( Sine-wave increasing direction )

( Sine-wave decreasing direction )


Each of current modes operates with the follow sequence.

- The IC enters CHARGE mode at a rising edge of the chopping oscillation. ( A period of CHARGE mode (Blanking Time) is forcibly present in approximately $1 \mu \mathrm{~s}$, regardless of the current value of the coil current (ICOIL) and set current (IREF)).
- In a period of Blanking Time, the coil current (ICOIL) and the setting current (IREF) are compared.

If an ICOIL < IREF state exists during the charge period:
The IC operates in CHARGE mode until ICOIL $\geq$ IREF. After that, it switches to SLOW DECAY mode and then switches to FAST DECAY mode in the last approximately $1 \mu \mathrm{~s}$ of the period.
If no ICOIL < IREF state exists during the charge period:
The IC switches to FAST DECAY mode and the coil current is attenuated with the FAST DECAY operation until the end of a chopping period.
The above operation is repeated. Normally, in the sine wave increasing direction the IC operates in SLOW (+ FAST) DECAY mode, and in the sine wave decresing direction the IC operates in FAST DECAY mode until the current is attenuated and reaches the set value and the IC operates in SLOW (+ FAST) DECAY mode.
(14) Output short-circuit protection circuit

Built-in output short-circuit protection circuit makes output to enter in stand-by mode. This function prevents the IC from damaging when the output shorts circuit by a voltage short or a ground short, etc. When output short state is detected, short-circuit detection circuit state the operating and output is once turned OFF. Subsequently, the output is turned ON again after the timer latch period ( typ. $256 \mu \mathrm{~s}$ ). If the output remains in the short-circuit state, turn OFF the output, fix the output to the wait mode, and turn ON the EMO output.
When output is fixed in stand-by mode by output short protection circuit, output is released the latch by setting $\mathrm{ST}=$ "L".
(15) Open-drain pin for switching holding current

The output pin is an open-drain connection.
This pin is turned ON when no rising edge of STP between the input signals while a period determined by a capacitor between OSC2 and GND, and outputs at low levels.
The open-drain output in once turned ON, is turned OFF at the next rising edge of STP.
Holding current switching time ( Tdown) is set as shown below by a capacitor between OSC2 pin and GND.

$$
\text { Tdown }=\operatorname{Cosc} 2 \times 0.4 \times 10^{9}(\mathrm{~s})
$$

(Example) When Cosc2 $=1500 \mathrm{pF}$, the holding current switching time is shown below.

$$
\text { Tdown }=1500 \mathrm{pF} \times 0.4 \times 109=0.6(\mathrm{~s})
$$

(16) Thermal shutdown function

The thermal shutdown circuit is incorporated and the output is turned off when junction temperature Tj exceeds $180^{\circ} \mathrm{C}$ and the abnormal state warning output is turned on. As the temperature falls by hysteresis, the output turned on again (automatic restoration).
The thermal shutdown circuit does not guarantee the protection of the final product because it operates when the temperature exceed the junction temperature of $\operatorname{Tjmax}=150^{\circ} \mathrm{C}$.

$$
\begin{aligned}
& \mathrm{TSD}=180^{\circ} \mathrm{C}(\text { typ }) \\
& \triangle \mathrm{TSD}=40^{\circ} \mathrm{C}(\mathrm{typ})
\end{aligned}
$$

## Application Circuit Example



The above sample application circuit is set to the following conditions:

- Output enable function fixed to the output state ( $\mathrm{OE}=$ " H ")
- Reset function fixed to the output state ( $\mathrm{RST}=$ " H ")
$\cdot$ Chopping frequency : $55.5 \mathrm{kHz}(\mathrm{Cosc} 1=180 \mathrm{pF})$
The set current value is as follows :
IOUT $=($ Current setting reference voltage $/ 5) / 0.22 \Omega$

ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| LV8729V-TLM-H | SSOP44K (275mil) <br> (Pb-Free / Halogen Free) | $2000 /$ Tape \& Reel |
| LV8729V-MPB-H | SSOP44K (275mil) <br> (Pb-Free / Halogen Free) | 30 / Fan-Fold |

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Motor/Motion/Ignition Controllers \& Drivers category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
FSB50550TB2 FSBF15CH60BTH MSVCPM2-63-12 MSVGW45-14-2 MSVGW54-14-3 MSVGW54-14-5 NTE7043 LA6565VR-TLM-E LB11650-E LB1837M-TLM-E LB1845DAZ-XE LC898300XA-MH SS30-TE-L-E 26700 LV8281VR-TLM-H BA5839FP-E2 IRAM2361067A LA6584JA-AH LB11847L-E NCV70501DW002R2G AH293-PL-B STK672-630CN-E TND315S-TL-2H FNA23060 FSB50250AB FNA41060 MSVB54 MSVBTC50E MSVCPM3-54-12 MSVCPM3-63-12 MSVCPM4-63-12 MSVTA120 FSB50550AB NCV70501DW002G LC898301XA-MH LV8413GP-TE-L-E MSVGW45-14-3 MSVGW45-14-4 MSVGW45-14-5 MSVGW54-14-4 STK984-091A-E MP6519GQ-Z LB11651-E IRSM515-025DA4 LV8127T-TLM-H MC33812EKR2 NCP81382MNTXG TDA21801

LB11851FA-BH NCV70627DQ001R2G


[^0]:    Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be

