# 3.3V ECL 1:9 Differential Clock Driver

The MC100LVE111 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The MC100LVE111's function and performance are similar to the popular MC100E111, with the added feature of low voltage operation. It accepts one signal input, which can be either differential or single–ended if the  $V_{BB}$  output is used. The signal is fanned out to 9 identical differential outputs.

The LVE111 is specifically designed, modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within a device, and empirical modeling is used to determine process control limits that ensure consistent  $t_{pd}$  distributions from lot to lot. The net result is a dependable, guaranteed low skew device.

To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into 50  $\Omega$ , even if only one side is being used. In most applications, all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side as the pair(s) being used on that side, in order to maintain minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20 ps) of the output(s) being used which, while not being catastrophic to most designs, will mean a loss of skew margin.

The MC100LVE111, as with most other ECL devices, can be operated from a positive  $V_{CC}$  supply in PECL mode. This allows the LVE111 to be used for high performance clock distribution in +3.3 V systems. Designers can take advantage of the LVE111's performance to distribute low skew clocks across the backplane or the board. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For systems incorporating GTL, parallel termination offers the lowest power by taking advantage of the 1.2 V supply as a terminating voltage. For more information on using PECL, designers should refer to Application Note AN1406/D.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single–ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

#### **Features**

- 200 ps Part-to-Part Skew
- 50 ps Output-to-Output Skew
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.8 V with  $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:  $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -3.0 \text{ V}$  to -3.8 V
- Internal Input Pulldown Resistors
- $\bullet\;$  Q Output will Default LOW with Inputs Open or at  $V_{EE}$
- These are Pb-Free Devices\*




#### ON Semiconductor®

http://onsemi.com



#### PLCC-28 FN SUFFIX CASE 776



A = Assembly Location

 WL
 = Wafer Lot

 YY
 = Year

 WW
 = Work Week


 G
 = Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



Warning: All  $V_{CC}$ ,  $V_{CCO}$ , and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. Pinout (Top View) and Logic Diagram




Figure 2. Logic Symbol

#### **Table 1. PIN DESCRIPTION**

Pin	Function
$\begin{array}{l} \text{IN, } \overline{\text{IN}} \\ Q_0,  \overline{Q_0} \text{-} Q_8,  \overline{Q_8} \\ \text{V}_{\text{BB}} \\ \text{V}_{\text{CC, }} \text{V}_{\text{CCO}} \\ \text{V}_{\text{EE}} \\ \text{NC} \end{array}$	ECL Differential Input Pair ECL Differential Outputs Reference Voltage Output Positive Supply Negative Supply No Connect

**Table 2. ATTRIBUTES** 

Characte	Characteristics					
Internal Input Pulldown Resistor		75 kΩ				
Internal Input Pullup Resistor	N/A					
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V				
Moisture Sensitivity, Indefinite Ti	Level 3					
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in				
Transistor Count		250				
Meets or exceeds JEDEC Spec	EIA/JESD78 IC Latchup Test					

<sup>1.</sup> For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Mode Power Supply	V <sub>EE</sub> = 0 V		8 to 0	V
V <sub>EE</sub>	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-8 to 0	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V <sub>EE</sub> = 0 V V <sub>CC</sub> = 0 V	$\begin{aligned} & V_l \leq V_{CC} \\ & V_l \geq V_{EE} \end{aligned}$	6 to 0 -6 to 0	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	PLCC-28 PLCC-28	63.5 43.5	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	Standard Board	PLCC-28	22 to 26 ± 5%	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free	<2 to 3 sec @ 248°C <2 to 3 sec @ 260°C		265 265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. LVPECL DC CHARACTERISTICS  $V_{CC} = 3.3 \text{ V}$ ;  $V_{EE} = 0 \text{ V}$  (Note 2)

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		55	66		55	66		65	78	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 3)	2215	2345	2420	2275	2345	2420	2275	2345	2420	mV
V <sub>OL</sub>	Output LOW Voltage (Note 3)	1490	1595	1680	1490	1595	1680	1490	1595	1680	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	1490		1825	1490		1825	1490		1825	mV
V <sub>BB</sub>	Output Voltage Reference	1.92		2.04	1.92		2.04	1.92		2.04	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	1.8		2.9	1.8		2.9	1.8		2.9	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μА

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 2. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary  $\pm 0.3$  V.
- 3. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  2.0 V.
- 4. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, maximum varies 1:1 with V<sub>CC</sub>. V<sub>IHCMR</sub> is defined as the range within which the V<sub>IH</sub> level may vary, with the device still meeting the propagation delay specification. The V<sub>IL</sub> level must be such that the peak to peak voltage is less than 1.0 V and greater than or equal to V<sub>PP</sub>(min).

Table 5. LVNECL DC CHARACTERISTICS  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -3.3 \text{ V}$  (Note 5)

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>EE</sub>	Power Supply Current		55	66		55	66		65	78	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 6)	-1085	-955	-880	-1025	-955	-880	-1025	-955	-880	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	-1810	-1705	-1620	-1810	-1705	-1620	-1810	-1705	-1620	mV
V <sub>IH</sub>	Input HIGH Voltage (Single-Ended)	-1165		-880	-1165		-880	-1165		-880	mV
V <sub>IL</sub>	Input LOW Voltage (Single-Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V <sub>BB</sub>	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V <sub>IHCMR</sub>	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	-1.5		-0.4	-1.5		-0.4	-1.5		-0.4	V
I <sub>IH</sub>	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with  $V_{CC}$ .  $V_{EE}$  can vary  $\pm 0.3$  V.
- 6. Outputs are terminated through a 50  $\Omega$  resistor to  $V_{CC}$  2.0 V.
- 7. V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, maximum varies 1:1 with V<sub>CC</sub>. V<sub>IHCMR</sub> is defined as the range within which the V<sub>IH</sub> level may vary, with the device still meeting the propagation delay specification. The V<sub>IL</sub> level must be such that the peak to peak voltage is less than 1.0 V and greater than or equal to V<sub>PP</sub>(min).

Table 6. AC CHARACTERISTICS  $V_{CC} = 3.3 \text{ V}$ ;  $V_{EE} = 0 \text{ V}$  or  $V_{CC} = 0 \text{ V}$ ;  $V_{EE} = -3.3 \text{ V}$  (Note 8)

		-40°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f <sub>max</sub>	Maximum Toggle Frequency		> 1.5			> 1.5			> 1.5		GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output IN (Differential Configuration) (Note 9) sIN (Single-Ended) (Note 10)	400 350		650 700	440 390		630 680	445 395		635 685	ps
t <sub>skew</sub>	Within-Device Skew (Note 11) Part-to-Part Skew (Differential Configuration)			50 250			50 200			50 200	ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter		0.2	< 1		0.2	< 1		0.2	< 1	ps
$V_{PP}$	Input Swing (Note 12)	500		1000	500		1000	500		1000	mV
t <sub>r</sub> /t <sub>f</sub>	Output Rise/Fall Time (20%-80%)	200		600	200		600	200		600	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 8. V<sub>EE</sub> can vary ±0.3 V.
  9. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.
- 10. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
- 11. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
- 12. V<sub>PP</sub>(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The V<sub>PP</sub>(min) is AC limited for the E111 as a differential input as low as 50 mV will still produce full ECL levels at the output.




Figure 3. F<sub>max</sub>/Jitter




Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC100LVE111FNG	PLCC-28 (Pb-Free)	37 Units / Rail
MC100LVE111FNR2G	PLCC-28 (Pb-Free)	500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Resource Reference of Application Notes**

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices

AND8066/D - Interfacing with ECLinPS


AND8090/D - AC Characteristics of ECL Devices




28 LEAD PLCC CASE 776-02 ISSUE G

**DATE 06 APR 2021** 








A 0.007 (0.180) M T L-MS N S

R 0.007 (0.180) M T L-MS N S

V E

G1 VIEW S



#### VIEW S

#### NOTES

USES.

1. DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.

⊕ 0.010 (0.250)® T L-M® N®

- DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
   DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS
- MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: INCH.
- 5. CONTROLLING DIMENSION: NICH.
  6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE
- PLASTIC BODY.


  7. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	11110	IILO	WILLIWILTERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.485	0.495	12.32	12.57		
В	0.485	0.495	12.32	12.57		
С	0.165	0.180	4.20	4.57		
Е	0.090	0.110	2.29	2.79		
F	0.013	0.021	0.33	0.53		
G	0.050	BSC	1.27	BSC		
Н	0.026	0.032	0.66	0.81		
J	0.020		0.51			
K	0.025		0.64			
R	0.450	0.456	11.43	11.58		
U	0.450	0.456	11.43	11.58		
٧	0.042	0.048	1.07	1.21		
W	0.042	0.048	1.07	1.21		
Х	0.042	0.056	1.07	1.42		
Υ		0.020		0.50		
Z	2 °	10°	2°	10°		
G1	0.410	0.430	10.42	10.92		
K1	0.040		1.02			

MILLIMETEDS

INCHES

# GENERIC MARKING DIAGRAM\*



XXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

DOCUMENT NUMBER:	98ASB42596B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (		
DESCRIPTION:	28 LEAD PLCC		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX
ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG
MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG
NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG
HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7
ADCLK905BCPZ-WP