### 2.5 V/3.3 V ECL 1:2 Differential Fanout Buffer

## MC10LVEP11, MC100LVEP11

## Description

The MC10/100LVEP11 is a differential 1:2 fanout buffer. The device is pin and functionally equivalent to the EP11 device. With AC performance the same as the EP11 device, the LVEP11 is ideal for applications requiring lower voltage. Single-ended CLK input operation is limited to a $\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V}$ in PECL mode, or $\mathrm{V}_{\mathrm{EE}} \leq$ -3.0 V in NECL mode.

The 100 Series contains temperature compensation.

## Features

- 240 ps Typical Propagation Delay
- Maximum Frequency > 3.0 GHz Typical
- PECL Mode Operating Range:
- $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to 3.8 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range:
- $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}=-2.375 \mathrm{~V}$ to -3.8 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at $\mathrm{V}_{\mathrm{EE}}$
- LVDS Input Compatible
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


MARKING DIAGRAMS*


$$
\begin{aligned}
& \mathrm{H}=\mathrm{MC10} \\
& K=\text { MC100 } \\
& \text { L = Wafer Lot } \\
& \text { Y = Year } \\
& 4 \mathrm{~K}=\mathrm{MC100} \\
& \text { W = Work Week } \\
& \overline{\mathrm{M}}=\text { Date Code } \\
& \text { - = Pb-Free Package } \\
& \text { A = Assembly Location }
\end{aligned}
$$

(Note: Microdot may be in either location)
*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :--- | :---: | :---: |
| MC10LVEP11DR2G | SOIC-8 NB <br> (Pb-Free) | $2500 /$ <br> Tape \& Reel |
| MC10LVEP11DTG | TSSOP-88 <br> (Pb-Free) | 100 Units / <br> Tube |
| MC100LVEP11DG | SOIC-8 NB <br> (Pb-Free) | 98 Units / <br> Tube |
| MC100LVEP11DR2G | SOIC-8 NB <br> (Pb-Free) | $2500 /$ <br> Tape \& Reel |
| MC100LVEP11DTG | TSSOP-8 <br> (Pb-Free) | 100 Units / <br> Tube |
| MC100LVEP11DTR2G | TSSOP-8 <br> (Pb-Free) | $2500 /$ <br> Tape \& Reel |
| MC100LVEP11MNR4G | DFNN-8 <br> (Pb-Free) | $1000 /$ <br> Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC10LVEP11, MC100LVEP11



Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
| $\mathrm{D}^{\star}, \mathrm{D}^{\star *}$ | ECL Data Inputs |
| Q0, Q0, Q1, Q1 | ECL Data Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply |
| EP | (DFN-8 only) Thermal exposed pad <br> must be connected to a sufficient ther- <br> mal conduit. Electrically connect to the <br> most negative supply (GND) or leave <br> unconnected, floating open. |

*Pins will default to $2 / 3 \mathrm{~V}_{\mathrm{Cc}}$ when left open. **Pins will default LOW when left open.

Table 2. ATTRIBUTES

| Characteristics | Value |
| :--- | :---: |
| Internal Input Pulldown Resistor | $75 \mathrm{k} \Omega$ |
| Internal Input Pullup Resistor | $37.5 \mathrm{k} \Omega$ |
| ESD Protection <br> Human Body Model <br> Machine Model <br> Charged Device Model |  <br> Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) <br> $>200 \mathrm{VV}$ <br> $>2 \mathrm{kV}$ |
| SOIC-8 NB <br> TSSOP-8 <br> DFN-8 | Pb-Free Pkg |
| Flammability Rating |  |
| Oxygen Index: 28 to 34 | Level 1 <br> Level 3 <br> Level 1 |
| Transistor Count | UL 94 V-0 @ 0.125 in |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | 110 Devices |

1. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 6 | V |
| $\mathrm{~V}_{\mathrm{EE}}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | PECL Mode Input Voltage <br> NECL Mode Input Voltage | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{CC}}=0$ | $\mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ <br> $\mathrm{V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}}$ | Continuous <br> Surge |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

## MC10LVEP11, MC100LVEP11

Table 4. 10LVEP DC CHARACTERISTICS, PECL ( $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}($ Note 1) $)$

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $I_{\text {EE }}$ | Power Supply Current | 25 | 33 | 40 | 29 | 33 | 40 | 32 | 34 | 42 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 1365 | 1490 | 1615 | 1430 | 1555 | 1680 | 1490 | 1615 | 1740 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 565 | 740 | 865 | 630 | 805 | 930 | 690 | 865 | 990 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | 1.2 |  | 2.5 | 1.2 |  | 2.5 | 1.2 |  | 2.5 | V |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current D | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +0.125 V to -1.3 V .
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{E E}$, $\mathrm{V}_{\text {IHCMR }}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal. Single-Ended input CLK pin operation is limited to $\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V}$ in PECL mode.

Table 5. 10LVEP DC CHARACTERISTICS, PECL (VCC $=3.3 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=0 \mathrm{~V}$ (Note 1))

|  | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 25 | 33 | 40 | 29 | 33 | 40 | 32 | 34 | 42 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 2165 | 2290 | 2415 | 2230 | 2355 | 2480 | 2290 | 2415 | 2540 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 1365 | 1540 | 1665 | 1430 | 1605 | 1730 | 1490 | 1665 | 1790 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) (Note 3) | 2090 |  | 2415 | 2155 |  | 2480 | 2215 |  | 2540 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) (Note 3) | 1365 |  | 1690 | 1430 |  | 1755 | 1490 |  | 1815 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) | 1.2 |  | 3.3 | 1.2 |  | 3.3 | 1.2 |  | 3.3 | V |
| 1 IH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current D D | $\begin{gathered} 0.5 \\ -150 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \\ \hline \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +0.925 V to -0.5 V .
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. Single-Ended input CLK pin operation is limited to $\mathrm{V}_{\mathrm{CC}} \geq 3.0 \mathrm{~V}$ in PECL mode.
4. $\mathrm{V}_{I H C M R}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\text {IHCMR }}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal.

Table 6. 10LVEP DC CHARACTERISTICS, NECL ( $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-3.8 \mathrm{~V}$ to -2.375 V (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $I_{\text {EE }}$ | Power Supply Current | 25 | 33 | 40 | 29 | 33 | 40 | 32 | 34 | 42 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1135 | -1010 | -885 | -1070 | -945 | -820 | -1010 | -885 | -760 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | -1935 | -1760 | -1635 | -1870 | -1695 | -1570 | -1810 | -1635 | -1510 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) (Note 3) | -1210 |  | -885 | -1145 |  | -820 | -1085 |  | -760 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) (Note 3) | -1935 |  | -1610 | -1870 |  | -1545 | -1810 |  | -1485 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) |  |  | 0.0 |  |  | 0.0 |  | +1.2 | 0.0 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current D D | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary $1: 1$ with $V_{C C}$.
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. Single-Ended input CLK pin operation is limited to $\mathrm{V}_{\mathrm{EE}} \leq-3.0 \mathrm{~V}$ in NECL mode.
4. $V_{I H C M R}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{I H C M R}$ range is referenced to the most positive side of the differential input signal.

Table 7. 100LVEP DC CHARACTERISTICS, PECL (VCC $=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 25 | 35 | 42 | 29 | 38 | 46 | 32 | 41 | 50 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | 555 | 730 | 900 | 555 | 730 | 900 | 555 | 730 | 900 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 1335 |  | 1620 | 1335 |  | 1620 | 1335 |  | 1620 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 555 |  | 900 | 555 |  | 900 | 555 |  | 900 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | 1.2 |  | 2.5 | 1.2 |  | 2.5 | 1.2 |  | 2.5 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | ```Input LOW Current D D``` | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +0.125 V to -1.3 V .
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $V_{\text {IHCMR }}$ min varies $1: 1$ with $V_{E E}, V_{\text {IHCMR }}$ max varies $1: 1$ with $V_{C C}$. The $V_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal. Single-Ended input CLK pin operation is limited to $V_{C C} \geq 3.0 \mathrm{~V}$ in PECL mode.

## MC10LVEP11, MC100LVEP11

Table 8. 100LVEP DC CHARACTERISTICS, PECL $\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}\right.$ (Note 1))

|  | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $I_{\text {EE }}$ | Power Supply Current | 25 | 35 | 42 | 29 | 38 | 46 | 32 | 41 | 50 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 1355 | 1530 | 1700 | 1355 | 1530 | 1700 | 1355 | 1530 | 1700 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) (Note 3) | 2135 |  | 2420 | 2135 |  | 2420 | 2135 |  | 2420 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) (Note 3) | 1355 |  | 1700 | 1355 |  | 1700 | 1355 |  | 1700 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) | 1.2 |  | 3.3 | 1.2 |  | 3.3 | 1.2 |  | 3.3 | V |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current D | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}} . \mathrm{V}_{\mathrm{EE}}$ can vary +0.925 V to -0.5 V .
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. Single-Ended input CLK pin operation is limited to $\mathrm{V}_{\mathrm{Cc}} \geq 3.0 \mathrm{~V}$ in PECL mode.
4. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{E E}, \mathrm{~V}_{I H C M R}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{I H C M R}$ range is referenced to the most positive side of the differential input signal.

Table 9. 100LVEP DC CHARACTERISTICS, NECL ( $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-3.8 \mathrm{~V}$ to -2.375 V (Note 1$)$ )

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 25 | 35 | 42 | 29 | 38 | 46 | 32 | 41 | 50 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1145 | -1020 | -895 | -1145 | -1020 | -895 | -1145 | -1020 | -895 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | -1945 | -1770 | -1600 | -1945 | -1770 | -1600 | -1945 | -1770 | -1600 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) (Note 3) | -1165 |  | -880 | -1165 |  | -880 | -1165 |  | -880 | mV |
| VIL | Input LOW Voltage (Single-Ended) (Note 3) | -1945 | -1425 | -1600 | -1945 | -1425 | -1600 | -1945 | -1425 | -1600 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) | $\mathrm{V}_{\mathrm{EE}}+1.2$ |  | 0.0 | $\mathrm{V}_{\mathrm{EE}}+1.2$ |  | 0.0 | $\mathrm{V}_{\mathrm{EE}}+1.2$ |  | 0.0 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current D | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} \hline 0.5 \\ -150 \end{gathered}$ |  |  | $\begin{gathered} 0.5 \\ -150 \end{gathered}$ |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{cc}}-2.0 \mathrm{~V}$.
3. Single-Ended input CLK pin operation is limited to $\mathrm{V}_{\mathrm{EE}} \leq-3.0 \mathrm{~V}$ in NECL mode.
4. $\mathrm{V}_{\text {IHCMR }}$ min varies $1: 1$ with $\mathrm{V}_{\text {EE }}, \mathrm{V}_{\text {IHCMR }}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal.

Table 10. AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right.$; $\mathrm{V}_{\mathrm{EE}}=-3.8 \mathrm{~V}$ to -2.375 V or $\mathrm{V}_{\mathrm{CC}}=2.375 \mathrm{~V}$ to $3.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Frequency (Figure 2) |  | 3 |  |  | 3 |  |  | 3 |  | GHz |
|  | Propagation Delay (Differential Configuration) CLK to $\mathrm{Q}, \overline{\mathrm{Q}}$ | 170 | 230 | 300 | 180 | 240 | 310 | 210 | 270 | 360 | ps |
| ${ }^{\text {tSKEW }}$ | Within Device Skew Q, $\overline{\mathrm{Q}}$ <br> Device to Device Skew (Note 2)  |  | 5.0 | $\begin{gathered} 20 \\ 130 \end{gathered}$ |  | 5.0 | $\begin{gathered} 20 \\ 130 \end{gathered}$ |  | 5.0 | $\begin{gathered} 20 \\ 150 \end{gathered}$ | ps |
| $\mathrm{t}_{\text {JITTER }}$ | CLOCK Random Jitter (RMS) <br> @ $\leq 1.0 \mathrm{GHz}$ <br> @ $\leq 1.5 \mathrm{GHz}$ <br> @ $\leq 2.0 \mathrm{GHz}$ <br> @ $\leq 2.5 \mathrm{GHz}$ <br> @ $\leq 3.0$ GHz |  | $\begin{aligned} & 0.126 \\ & 0.112 \\ & 0.111 \\ & 0.112 \\ & 0.155 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.2 \\ & 0.3 \\ & 0.2 \\ & 0.2 \end{aligned}$ |  | $\begin{aligned} & 0.142 \\ & 0.162 \\ & 0.122 \\ & 0.172 \\ & 0.217 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.3 \\ & 0.2 \\ & 0.3 \\ & 0.3 \end{aligned}$ |  | $\begin{aligned} & 0.209 \\ & 0.162 \\ & 0.170 \\ & 0.235 \\ & 0.368 \end{aligned}$ | $\begin{aligned} & 0.3 \\ & 0.2 \\ & 0.3 \\ & 0.3 \\ & 0.6 \end{aligned}$ | ps |
| $\mathrm{V}_{\mathrm{PP}}$ | Input Voltage Swing (Differential Configuration) | 150 | 800 | 1200 | 150 | 800 | 1200 | 150 | 800 | 1200 | mV |
| $\mathrm{t}_{\mathrm{r}}$ $\mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Times $(20 \%-80 \%)$$\quad$ Q, $\bar{Q}$ | 70 | 110 | 170 | 80 | 120 | 180 | 100 | 140 | 200 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.

1. Measured using a 750 mV source, $50 \%$ duty cycle clock source. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{cc}}-2.0 \mathrm{~V}$.
2. Skew is measured between outputs under identical transitions.


Figure 2. $\mathrm{F}_{\text {max }}$ Typical

## MC10LVEP11, MC100LVEP11



Figure 3. Typical Phase Noise Plot at $f_{\text {carrier }}=156.25 \mathrm{MHz}$


Figure 5. Typical Phase Noise Plot at $f_{\text {carrier }}=1.5 \mathrm{GHz}$

The above phase noise plots captured using Agilent E5052A show additive phase noise of the MC100LVEP11 device at frequencies $156.25 \mathrm{MHz}, 311.04 \mathrm{MHz}, 1.5 \mathrm{GHz}$ and 2 GHz respectively at an operating voltage of 3.3 V in room temperature. The RMS Phase Jitter contributed by the


Figure 4. Typical Phase Noise Plot at
$f_{\text {carrier }}=311.04 \mathrm{MHz}$


Figure 6. Typical Phase Noise Plot at
$\mathbf{f}_{\text {carrier }}=\mathbf{2} \mathbf{G H z}$
device (integrated between 12 kHz and 20 MHz ; as shown in the shaded region of the plot) at each of the frequencies is $66 \mathrm{fs}, 37 \mathrm{fs}, 14 \mathrm{fs}$ and 13 fs respectively. The input source used for the phase noise measurements is Agilent E8663B.

## MC10LVEP11, MC100LVEP11



Figure 7. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

| Reso | tes |
| :---: | :---: |
| AN1405/D | - ECL Clock Distribution Techniques |
| AN1406/D | - Designing with PECL (ECL at +5.0 V) |
| AN1503/D | - ECLinPS ${ }^{m}$ I/O SPiCE Modeling Kit |
| AN1504/D | - Metastability and the ECLinPS Family |
| AN1568/D | - Interfacing Between LVDS and ECL |
| AN1672/D | - The ECL Translator Guide |
| AND8001/D | - Odd Number Counters Design |
| AND8002/D | - Marking and Date Codes |
| AND8020/D | - Termination of ECL Logic Devices |
| AND8066/D | - Interfacing with ECLinPS |
| AND8090/D | - AC Characteristics of ECL Devices |

DFN8 2x2, 0.5P
CASE 506AA-01
ISSUE E
DATE 22 JAN 2010

## SCALE 4:1



NOTES:
. Dimensioning and tolerancing per ASME Y14.5M, 1994
CONTROLLING DIMENSION: MILLIMETERS.
2. CIMENSION B APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.20 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 REF |  |
| b | 0.20 | 10.30 |
| D | 2.00 BSC |  |
| D2 | 1.10 | 1.30 |
| E | 2.00 BS |  |
| E2 | 0.70 | 0.90 |
| e | 0.50 BSC |  |
| K | 0.30 REF |  |
| L | 0.25 | 0.35 |
| L1 | ---1 | 0.10 |

## GENERIC <br> MARKING DIAGRAM*

DETAIL B optional construction

BOTTOM VIEW



XX = Specific Device Code
M = Date Code

- = Pb-Free Device
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{\nabla "}$, may or may not be present.

RECOMMENDED SOLDERING FOOTPRINT*

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON18658D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | DFN8, 2.0X2.0, 0.5MM PITCH | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
DATE 16 FEB 2011


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
7. 751-01 THRU 751-06 AR
STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

## GENERIC

MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
= Year
$\begin{array}{ll}\mathrm{W} & =\text { Work Week } \\ \text { - } & =\text { Pb-Free Package }\end{array}$
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $\mathrm{N} / \mathrm{C}$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
8. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR,
2. COLLECTOR, \#
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14
PIN 1. N-SOURCE
2. N-GATE
. P-SOURCE
P-GATE
5.DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT

SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

ON Semiconductor and (0N) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.

TSSOP 8

## CASE 948R-02

ISSUE A
DATE 04/07/2000

## SCALE 2:1


notes:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PROTRUSI
PER SIDE
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 2.90 | 3.10 | 0.114 | 0.122 |  |  |
| B | 2.90 | 3.10 | 0.114 | 0.122 |  |  |
| C | 0.80 | 1.10 | 0.031 | 0.043 |  |  |
| D | 0.05 | 0.15 | 0.002 | 0.006 |  |  |
| F | 0.40 | 0.70 | 0.016 | 0.028 |  |  |
| G | 0.65 BSC |  | 0.026 BSC |  |  |  |
| K | 0.25 |  | 0.40 | 0.010 |  | 0.016 |
| L | 4.90 BSC |  | 0.193 BSC |  |  |  |
| M | $0^{\circ}$ |  | $6^{\circ}$ | $0^{\circ}$ |  | $6^{\circ}$ |


| DOCUMENT NUMBER: | 98AONO0236D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP 8 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7 ADCLK905BCPZ-WP


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

