5V ECL Programmable Delay Chip

The MC10E/100E195 is a programmable delay chip (PDC) designed primarily for clock de-skewing and timing adjustment. It provides variable delay of a differential ECL input transition.

The delay section consists of a chain of gates organized as shown in the logic symbol. The first two delay elements feature gates that have been modified to have delays 1.25 and 1.5 times the basic gate delay of approximately 80 ps. These two elements provide the E195 with a digitally-selectable resolution of approximately 20 ps. The required device delay is selected by the seven address inputs D[0:6], which are latched on chip by a high signal on the latch enable (LEN) control.

Because the delay programmability of the E195 is achieved by purely differential ECL gate delays the device will operate at frequencies of >1.0 GHz while maintaining over 600 mV of output swing.

The E195 thus offers very fine resolution, at very high frequencies, that is selectable entirely from a digital input allowing for very accurate system clock timing.

An eighth latched input, D7, is provided for cascading multiple PDC's for increased programmable range. The cascade logic allows full control of multiple PDC's, at the expense of only a single added line to the data bus for each additional PDC, without the need for any external gating.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 μ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.


The 100 Series contains temperature compensation.

- 2.0 ns Worst Case Delay Range
- ≈20 ps/Delay Step Resolution
- >1.0 GHz Bandwidth
- On Chip Cascade Circuitry
- PECL Mode Operating Range: $V_{CC} = 4.2$ V to 5.7 V with $V_{EE} = 0$ V
- NECL Mode Operating Range: $V_{CC} = 0 V$ with $V_{EE} = -4.2 V$ to -5.7 V
- Internal Input 50 KΩ Pulldown Resistors
- ESD Protection: Human Body Model; > 2 KV, Machine Model; > 200 V
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 V-0 @ 0.125 in, Oxygen Index: 28 to 34
- Transistor Count = 368 devices



ON Semiconductor®

http://onsemi.com




ORDERING INFORMATION

Device	Package	Shipping [†]
MC10E195FN	PLCC-28	37 Units/Rail
MC10E195FNR2	PLCC-28	500 Units/Reel
MC100E195FN	PLCC-28	37 Units/Rail
MC100E195FNR2	PLCC-28	500 Units/Reel

⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

LOGIC DIAGRAM AND PINOUT ASSIGNMENT



 * All V_{CC} and V_{CCO} pins are tied together on the die.


Warning: All $V_{CC},\,V_{CCO},\,and\,V_{EE}$ pins must be externally connected to Power Supply to guarantee proper operation.

SETMAX

TRUTH TABLE ΕN Q = INL ΕN Н Q Logic Low LEN L Pass Through D[0:10] Н LEN Latch D[0:10] L SETMIN Normal Mode SETMIN Н Min Delay Path SETMAX L Normal Mode

Max Delay Path

Н



PIN DESCRIPTION

PIN	FUNCTION
IN/ IN	ECL Signal Input
EN	ECL Input Enable
D[0:7]	ECL MUX Select Inputs
Q/Q	ECL Signal Output
LEN	ECL Latch Enable
SET MIN	ECL Min Delay Set
SET MAX	ECL Max Delay Set
CASCADE, CASCADE	ECL Cascade Signal
V _{BB}	Reference Voltage Output
V _{CC} , V _{CCO}	Positive Supply
V _{EE}	Negative Supply
NC	No Connect

MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		8	V
V_{EE}	NECL Mode Power Supply	$V_{CC} = 0 V$		-8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	6 6	V V
l _{out}	Output Current	Continuous Surge		50 100	mA mA
I _{BB}	V _{BB} Sink/Source			± 0.5	mA
T _A	Operating Temperature Range			0 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	28 PLCC 28 PLCC	63.5 43.5	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	28 PLCC	22 to 26	°C/W
V_{EE}	PECL Operating Range NECL Operating Range			4.2 to 5.7 -5.7 to -4.2	V V
T _{sol}	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

1. Maximum Ratings are those values beyond which device damage may occur.

10E SERIES PECL DC CHARACTERISTICS V_{CCx}= 5.0 V; V_{EE}= 0.0 V (Note 2)

		0°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		130	156		130	156		130	156	mA
V _{OH}	Output HIGH Voltage (Note 3)	3980	4070	4160	4020	4105	4190	4090	4185	4280	mV
V _{OL}	Output LOW Voltage (Note 3)	3050	3210	3370	3050	3210	3370	3050	3227	3405	mV
VIH	Input HIGH Voltage (Single–Ended)	3830	3995	4160	3870	4030	4190	3940	4110	4280	mV
V _{IL}	Input LOW Voltage (Single–Ended)	3050	3285	3520	3050	3285	3520	3050	3302	3555	mV
V _{BB}	Output Voltage Reference	3.62		3.63	3.65		3.75	3.69		3.81	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4)	2.2		4.6	2.2		4.6	2.2		4.6	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current	0.5	0.3		0.5	0.25		0.3	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

2. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary -0.46 V / +0.06 V. 3. Outputs are terminated through a 50 Ω resistor to V_{CC} - 2 volts. 4. V_{IHCMR} min varies 1:1 with V_{EE} , max varies 1:1 with V_{CC} .

10E SERIES NECL DC CHARACTERISTICS V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 5)

		0°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		130	156		130	156		130	156	mA
V _{OH}	Output HIGH Voltage (Note 6)	-1020	-930	-840	-980	-895	-810	-910	-815	-720	mV
V _{OL}	Output LOW Voltage (Note 6)	-1950	-1790	-1630	-1950	-1790	-1630	-1950	-1773	-1595	mV
VIH	Input HIGH Voltage (Single–Ended)	-1170	-1005	-840	-1130	-970	-810	-1060	-890	-720	mV
V _{IL}	Input LOW Voltage (Single–Ended)	-1950	-1715	-1480	-1950	-1715	-1480	-1950	-1698	-1445	mV
V _{BB}	Output Voltage Reference	-1.38		-1.37	-1.35		-1.25	-1.31		-1.19	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7)	-2.8		-0.4	-2.8		-0.4	-2.8		-0.4	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
Ι _{ΙL}	Input LOW Current	0.5	0.3		0.5	0.065		0.3	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

5. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary –0.46 V / +0.06 V.

6. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2 volts. 7. V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}.

		0°C			25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		130	156		130	156		150	179	mA
V _{OH}	Output HIGH Voltage (Note 9)	3975	4050	4120	3975	4050	4120	3975	4050	4120	mV
V _{OL}	Output LOW Voltage (Note 9)	3190	3295	3380	3190	3255	3380	3190	3260	3380	mV
V _{IH}	Input HIGH Voltage (Single–Ended)	3835	3975	4120	3835	3975	4120	3835	3975	4120	mV
VIL	Input LOW Voltage (Single-Ended)	3190	3355	3525	3190	3355	3525	3190	3355	3525	mV
V_{BB}	Output Voltage Reference	3.62		3.74	3.62		3.74	3.62		3.74	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10)	2.2		4.6	2.2		4.6	2.2		4.6	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
I _{IL}	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

100E SERIES PECL DC CHARACTERISTICS V_{CCx}= 5.0 V; V_{EE}= 0.0 V (Note 8)

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

8. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary –0.46 V / +0.8 V. 9. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2 volts.

10. VIHCMR min varies 1:1 with VEE, max varies 1:1 with VCC.

100E SERIES NECL DC CHARACTERISTICS V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 11)

		0°C				25°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Power Supply Current		130	156		130	156		150	179	mA
V _{OH}	Output HIGH Voltage (Note 12)	-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV
V _{OL}	Output LOW Voltage (Note 12)	-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV
V _{IH}	Input HIGH Voltage (Single–Ended)	-1165	-1025	-880	-1165	-1025	-880	-1165	-1025	-880	mV
V _{IL}	Input LOW Voltage (Single-Ended)	-1810	-1645	-1475	-1810	-1645	-1475	-1810	-1645	-1475	mV
V_{BB}	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13)	-2.8		-0.4	-2.8		-0.4	-2.8		-0.4	V
I _{IH}	Input HIGH Current			150			150			150	μΑ
IIL	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μA

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

11. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary –0.46 V / +0.8 V. 12. Outputs are terminated through a 50 Ω resistor to V_{CC} – 2 volts. 13. V_{IHCMR} min varies 1:1 with V_{EE}, max varies 1:1 with V_{CC}.

AC CHARACTERISTICS V_{CCx} = 5.0 V; V_{EE} = 0.0 V or V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 14)

			0°C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{MAX}	Maximum Toggle Frequency					> 1.0					GHz
t _{PLH} t _{PHL}	Propagation Delay IN to Q; Tap = 0 IN to Q; Tap = 127 EN to Q; Tap = 0 D7 to CASCADE	1210 3200 1250 300	1360 3570 1450 450	1510 3970 1650 700	1240 3270 1275 300	1390 3630 1475 450	1540 4030 1675 700	1440 3885 1350 300	1590 4270 1650 450	1765 4710 1950 700	ps
t _{RANGE}	Programmable Range t _{PD} (max) – t _{PD} (min)	2000	2175		2050	2240		2375	2580		ps
Δt	Step Delay (Note 20) D0 High D1 High D2 High D3 High D4 High D5 High D6 High	55 115 250 505 1000	17 34 68 136 272 544 1088	105 180 325 620 1190	55 115 250 515 1030	17.5 35 70 140 280 560 1120	105 180 325 620 1220	65 140 305 620 1240	21 42 84 168 336 672 1344	120 205 380 740 1450	ps
L _{in}	Linearity (Note 21)	D1	D0		D1	D0		D1	D0		
t _{SKEW}	Duty Cycle Skew t _{PHL} -t _{PLH} (Note 15)		±30			±30			±30		ps
t _{JITTER}	Random Clock Jitter (RMS)		< 5			< 5			< 5		ps
t _s	Setup Time D to LEN D to IN (Note 16) EN to IN (Note 17)	200 800 200	0		200 800 200	0		200 800 200	0		ps
t _h	Hold Time LEN to D IN to EN (Note 18)	500 0	250		500 0	250		500 0	250		ps
t _R	Release Time EN to IN (Note 19) SET MAX to LEN SET MIN to LEN	300 800 800			300 800 800			300 800 800			ps
t _{jit}	Jitter		< 5			< 5			< 5		ps
t _r t _f	Output Rise/Fall Time 20–80% (Q) 20–80% (CASCADE)	125 300	225 450	325 650	125 300	225 450	325 650	125 300	225 450	325 650	ps

14.10 Series: V_{EE} can vary –0.46 V / +0.06 V.

100 Series: VEE can vary -0.46 V / +0.8 V.

15. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.

16. This setup time defines the amount of time prior to the input signal the delay tap of the device must be set.

17. This setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than ±75 mV to that IN/IN transition.

18. This hold time is the minimum time that EN must remain asserted after a negative going IN or positive going \overline{IN} to prevent an output response greater than ±75 mV to that IN/IN transition.

19. This release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets the specified IN to Q propagation delay and transition times.

20. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of asserted delay control inputs will typically realize D0 resolution steps across the specified programmable range.

21. The linearity specification guarantees to which delay control input the programmable steps will be monotonic (i.e. increasing delay steps for increasing binary counts on the control inputs Dn). Typically the device will be monotonic to the D0 input, however under worst case conditions and process variation, delays could decrease slightly with increasing binary counts when the D0 input is the LSB. With the D1 input as the LSB the device is guaranteed to be monotonic over all specified environmental conditions and process variation.




Figure 3. Cascading Interconnect Architecture

Cascading Multiple E195's

To increase the programmable range of the E195 internal cascade circuitry has been included. This circuitry allows for the cascading of multiple E195's without the need for any external gating. Furthermore this capability requires only one more address line per added E195. Obviously cascading multiple PDC's will result in a larger programmable range however this increase is at the expense of a longer minimum delay.

Figure 3 illustrates the interconnect scheme for cascading two E195's. As can be seen, this scheme can easily be expanded for larger E195 chains. The D7 input of the E195 is the cascade control pin. With the interconnect scheme of Figure 3 when D7 is asserted it signals the need for a larger programmable range than is achievable with a single device.

An expansion of the latch section of the block diagram is pictured below. Use of this diagram will simplify the explanation of how the cascade circuitry works. When D7 of chip #1 above is low the cascade output will also be low while the cascade bar output will be a logical high. In this condition the SET MIN pin of chip #2 will be asserted and thus all of the latches of chip #2 will be reset and the device will be set at its minimum delay. Since the RESET and SET inputs of the latches are overriding any changes on the A0–A6 address bus will not affect the operation of chip #2. Chip #1 on the other hand will have both SET MIN and SET MAX de-asserted so that its delay will be controlled entirely by the address bus A0–A6. If the delay needed is greater than can be achieved with 31.75 gate delays (1111111 on the A0–A6 address bus) D7 will be asserted to signal the need to cascade the delay to the next E195 device. When D7 is asserted the SET MIN pin of chip #2 will be de-asserted and the delay will be controlled by the A0–A6 address bus. Chip #1 on the other hand will have its SET MAX pin asserted resulting in the device delay to be independent of the A0–A6 address bus.

When the SET MAX pin of chip #1 is asserted the D0 and D1 latches will be reset while the rest of the latches will be set. In addition, to maintain monotonicity an additional gate delay is selected in the cascade circuitry. As a result when D7 of chip #1 is asserted the delay increases from 31.75 gates to 32 gates. A 32 gate delay is the maximum delay setting for the E195.

To expand this cascading scheme to more devices one simply needs to connect the D7 input and CASCADE outputs of the current most significant E195 to the new most significant E195 in the same manner as pictured in Figure 3. The only addition to the logic is the increase of one line to the address bus for cascade control of the second PDC.





Figure 4. Expansion of the Latch Section of the E195 Block Diagram






Figure 6. Delay vs. Temperature (Fixed Path)





Figure 7. Delay vs. Temperature (Max. Delay).

Figure 8. 100E195 Temperature Effects on Delay.






Figure 10. E195 Delay Linearity.





Figure 11. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1404	-	ECLinPS Circuit Performance at Non–Standard V_{IH} Levels
AN1405	-	ECL Clock Distribution Techniques
AN1406	-	Designing with PECL (ECL at +5.0 V)
AN1503	-	ECLinPS I/O SPICE Modeling Kit
AN1504	-	Metastability and the ECLinPS Family
AN1568	-	Interfacing Between LVDS and ECL
AN1596	-	ECLinPS Lite Translator ELT Family SPICE I/O Model Kit
AN1650	-	Using Wire–OR Ties in ECLinPS Designs
AN1672	-	The ECL Translator Guide
AND8001	-	Odd Number Counters Design
AND8002	-	Marking and Date Codes
AND8020	-	Termination of ECL Logic Devices

PACKAGE DIMENSIONS



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in scillated for each customer applications by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product cauld create a situation where personal nipury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persores that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Delay Lines/Timing Elements category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

MC100EP195BFAG HMC910LC4B HMC911LC4B HMC877LC3 DS1010-250 DS1023S-50+ DS1100LU-150 DS1100LU-20+ DS1100LU-25+ DS1100LU-30+ DS1100LU-35 DS1100LU-45 DS1100LU-75+ DS1100U-250 DS1100U-30+ DS1110E-150+ DS1110E-75+ DS1110LE-500+ DS1110S-100+ DS1110S-250+ DS1110S-300+ DS1110S-50+ DS1110S-500+ DS1100U-45+ DS1100U-40+ DS1100U-25+ DS1100LU-50+ DS1100LU-250+ DS1100U-60+ DS1100U-50+ DS1100U-150+ DS1100U-100+ DS1100U-500+ DS1135LU-30+ SY100E196JY DS1813R-10+ DS1010-100 MC100EP196BMNG NB6L295MMNG NB6L295MNG DS1135Z-25+ DS1135Z-15+ DS1135Z-10+ DS1135LZ-15+ DS1135LZ-12+ DS1100Z-50+ DS1100Z-200+ DS1100LZ-60+ DS1100LZ-500+ DS1100LZ-50+