### 5.0 V ECL Differential Receiver

## MC10EL16, MC100EL16

## Description

The MC10EL/100EL16 is a differential receiver. The device is functionally equivalent to the E116 device with higher performance capabilities. With output transition times significantly faster than the E116, the EL16 is ideally suited for interfacing with high frequency sources.

The $\mathrm{V}_{\mathrm{BB}}$ pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to $V_{B B}$ as a switching reference voltage. $\mathrm{V}_{\mathrm{BB}}$ may also rebias AC coupled inputs. When used, decouple $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\mathrm{CC}}$ via a $0.01 \mu \mathrm{~F}$ capacitor and limit current sourcing or sinking to 0.5 mA . When not used, $\mathrm{V}_{\mathrm{BB}}$ should be left open.

Under open input conditions (pulled to $\mathrm{V}_{\mathrm{EE}}$ ) internal input clamps will force the Q output LOW.

The 100 Series contains temperature compensation.

## Features

- 190 ps Propagation Delay
- PECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=4.2 \mathrm{~V}$ to 5.7 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}=-4.2 \mathrm{~V}$ to -5.7 V
- Internal Input Pulldown Resistors
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free and are RoHS Compliant


Figure 1. Logic Diagram and Pinout Assignment

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
| $\mathrm{D}, \overline{\mathrm{D}}$ | ECL Data Inputs |
| $\mathrm{Q}, \overline{\mathrm{Q}}$ | ECL Data Outputs |
| $\mathrm{V}_{\mathrm{BB}}$ | Reference Voltage Output |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply |
| NC | No Connect |

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com

| 8 | 8 |
| :---: | :---: |
| SOIC-8 NB | 1 |
| D SUFFIX | TSSOP-8 |
| CASE 751-07 SUFFIX |  |
| CASE 948R-02 |  |

MARKING DIAGRAMS*


H = MC10
$K=$ MC100
A =Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :--- | :---: | :---: |
| MC10EL16DG | SOIC-8 NB <br> (Pb-Free) | 98 Units / Tube |
| MC10EL16DR2G | SOIC-8 NB <br> (Pb-Free) | $2500 /$ <br> Tape \& Reel |
| MC100EL16DG | SOIC-8 NB <br> (Pb-Free) | 98 Units / Tube |
| MC100EL16DR2G | SOIC-8 NB <br> (Pb-Free) | $2500 /$ <br> Tape \& Reel |
| MC100EL16DTR2G | TSSOP-8 <br> (Pb-Free) | $2500 /$ <br> Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC10EL16, MC100EL16

Table 2. ATTRIBUTES

| Characteristics | Value |
| :--- | :---: |
| Internal Input Pulldown Resistor | $75 \mathrm{~K} \Omega$ |
| Internal Input Pullup Resistor | $\mathrm{N} / \mathrm{A}$ |
| ESD Protection <br> Human Body Model <br> Machine Model <br> Charge Device Model | $>500 \mathrm{~V}$ |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) <br> SOIC-8 NB <br> TSSOP-8 | 100 V <br> $>22 \mathrm{KV}$ |
| Flammability Rating <br> Oxygen Index: 28 to 34 | Pb-Free Pkg <br> Level 1 <br> Level 3 |
| Transistor Count | $\mathrm{UL} \mathrm{94} \mathrm{V-0} \mathrm{@} \mathrm{0.125} \mathrm{in}$ |
| Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | 47 |

1. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 8 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -8 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} 6 \\ -6 \end{gathered}$ | V |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | mA |
| $\mathrm{I}_{\mathrm{BB}}$ | $V_{\text {BB }}$ Sink/Source |  |  | $\pm 0.5$ | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{J A}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500 Ifpm | SOIC-8 NB SOIC-8 NB | $\begin{aligned} & 190 \\ & 130 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-8 NB | 41 to 44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{J A}$ | Thermal Resistance (Junction-to-Ambient) | 0 lfpm 500lfpm | $\begin{aligned} & \hline \text { TSSOP-8 } \\ & \text { TSSOP-8 } \end{aligned}$ | $\begin{aligned} & 185 \\ & 140 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JC }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | TSSOP-8 | 41 to $44 \pm 5 \%$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder (Pb-Free) | < 2 to $3 \mathrm{sec} @ 260^{\circ} \mathrm{C}$ |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. 10EL SERIES PECL DC CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 1 ))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 18 | 22 |  | 18 | 22 |  | 18 | 22 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3920 | 4010 | 4110 | 4020 | 4105 | 4190 | 4090 | 4185 | 4280 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | 3050 | 3200 | 3350 | 3050 | 3210 | 3370 | 3050 | 3227 | 3405 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3770 |  | 4110 | 3870 |  | 4190 | 3940 |  | 4280 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 3050 |  | 3500 | 3050 |  | 3520 | 3050 |  | 3555 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | 3.57 |  | 3.7 | 3.65 |  | 3.75 | 3.69 |  | 3.81 | V |
| VIHCMR | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | 2.5 |  | 4.6 | 2.5 |  | 4.6 | 2.5 |  | 4.6 | V |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.3 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $+0.25 \mathrm{~V} /-0.5 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $\mathrm{V}_{I H C M R}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}$, $\mathrm{V}_{\text {IHCMR }}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between $\mathrm{V}_{\mathrm{PP}} \mathrm{min}$ and 1 V .

Table 5. 10EL SERIES NECL DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}\right.$; $\mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| IEE | Power Supply Current |  | 18 | 22 |  | 18 | 22 |  | 18 | 22 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1080 | -990 | -890 | -980 | -895 | -810 | -910 | -815 | -720 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | -1950 | -1800 | -1650 | -1950 | -1790 | -1630 | -1950 | -1773 | -1595 | mV |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage (Single-Ended) | -1230 |  | -890 | -1130 |  | -810 | -1060 |  | -720 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1950 |  | -1500 | -1950 |  | -1480 | -1950 |  | -1445 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | -1.43 |  | -1.30 | -1.35 |  | -1.25 | -1.31 |  | -1.19 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | -2.5 |  | -0.4 | -2.5 |  | -0.4 | -2.5 |  | -0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.3 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $+0.25 \mathrm{~V} /-0.5 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $\mathrm{V}_{\mathrm{IHCMR}}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{IHCMR}}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\mathrm{IHCMR}}$ range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between $\mathrm{V}_{\mathrm{PP}} \mathrm{min}$ and 1 V .

Table 6. 100EL SERIES PECL DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\right.$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current |  | 18 | 22 |  | 18 | 22 |  | 21 | 26 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3915 | 3995 | 4120 | 3975 | 4045 | 4120 | 3975 | 4050 | 4120 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 3170 | 3305 | 3445 | 3190 | 3295 | 3380 | 3190 | 3295 | 3380 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3835 |  | 4120 | 3835 |  | 4120 | 3835 |  | 4120 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | 3190 |  | 3525 | 3190 |  | 3525 | 3190 |  | 3525 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | 3.62 |  | 3.74 | 3.62 |  | 3.74 | 3.62 |  | 3.74 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | 2.5 |  | 4.6 | 2.5 |  | 4.6 | 2.5 |  | 4.6 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $+0.8 \mathrm{~V} /-0.5 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $\mathrm{V}_{I H C M R}$ min varies $1: 1$ with $\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{I H C M R}$ max varies $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. The $\mathrm{V}_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between $\mathrm{V}_{\mathrm{PP}}$ min and 1 V .

Table 7. 100EL SERIES NECL DC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}\right.$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $I_{\text {EE }}$ | Power Supply Current |  | 18 | 22 |  | 18 | 22 |  | 21 | 26 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1085 | -1005 | -880 | -1025 | -955 | -880 | -1025 | -955 | -880 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 2) | -1830 | -1695 | -1555 | -1810 | -1705 | -1620 | -1810 | -1705 | -1620 | mV |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage (Single-Ended) | -1165 |  | -880 | -1165 |  | -880 | -1165 |  | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1810 |  | -1475 | -1810 |  | -1475 | -1810 |  | -1475 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output Voltage Reference | -1.38 |  | -1.26 | -1.38 |  | -1.26 | -1.38 |  | -1.26 | V |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 3) | -2.5 |  | -0.4 | -2.5 |  | -0.4 | -2.5 |  | -0.4 | V |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary $+0.8 \mathrm{~V} /-0.5 \mathrm{~V}$.
2. Outputs are terminated through a $50 \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
3. $V_{I H C M R}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{I H C M R}$ range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between $\mathrm{V}_{\mathrm{PP}}$ min and 1 V .

Table 8. AC CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| fmax | Maximum Toggle Frequency |  |  |  |  | 1.75 |  |  |  |  | GHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPLH}} \\ & \mathrm{t}_{\text {PHL }} \end{aligned}$ | Propagation Delay to Output (Diff) (SE) | $\begin{aligned} & 125 \\ & 75 \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | $\begin{aligned} & 375 \\ & 425 \end{aligned}$ | $\begin{aligned} & 175 \\ & 125 \end{aligned}$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | $\begin{aligned} & 325 \\ & 375 \end{aligned}$ | $\begin{aligned} & 205 \\ & 155 \end{aligned}$ | $\begin{aligned} & 280 \\ & 280 \end{aligned}$ | $\begin{aligned} & 355 \\ & 405 \end{aligned}$ | ps |
| tskew | Duty Cycle Skew (Diff) (Note 2) |  | 5 | 20 |  | 5 | 20 |  | 5 | 20 | ps |
| $\mathrm{t}_{\text {JITTER }}$ | Random Clock Jitter (RMS) |  |  |  |  | 0.7 |  |  |  |  | ps |
| $\mathrm{V}_{\mathrm{PP}}$ | Input Swing (Note 3) | 150 |  | 1000 | 150 |  | 1000 | 150 |  | 1000 | mV |
| $\mathrm{t}_{\mathrm{r}}$ $\mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Times Q (20\%-80\%) | 100 | 190 | 350 | 100 | 190 | 350 | 100 | 190 | 350 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. 10 Series: $\mathrm{V}_{\mathrm{EE}}$ can vary $+0.25 \mathrm{~V} /-0.5 \mathrm{~V}$. 100 Series: VEE can vary $+0.8 \mathrm{~V} /-0.5 \mathrm{~V}$.
2. Duty cycle skew is the difference between a $t_{P L H}$ and $t_{P H L}$ propagation delay through a device.
3. $\mathrm{V}_{\mathrm{PP}}(\mathrm{min})$ is minimum input swing for which AC parameters guaranteed. The device has a DC gain of $\approx 40$.


Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices)

## Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V )
AN1503/D - ECLinPS I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
DATE 16 FEB 2011


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
7. 751-01 THRU 751-06 AR
STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

## GENERIC

MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
= Year
$\begin{array}{ll}\mathrm{W} & =\text { Work Week } \\ \text { - } & =\text { Pb-Free Package }\end{array}$
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $\mathrm{N} / \mathrm{C}$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
8. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR,
2. COLLECTOR, \#
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14
PIN 1. N-SOURCE
2. N-GATE
. P-SOURCE
P-GATE
5.DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT

SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

ON Semiconductor and (0N) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.

TSSOP 8

## CASE 948R-02

ISSUE A
DATE 04/07/2000

## SCALE 2:1


notes:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PROTRUSI
PER SIDE
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 2.90 | 3.10 | 0.114 | 0.122 |  |  |
| B | 2.90 | 3.10 | 0.114 | 0.122 |  |  |
| C | 0.80 | 1.10 | 0.031 | 0.043 |  |  |
| D | 0.05 | 0.15 | 0.002 | 0.006 |  |  |
| F | 0.40 | 0.70 | 0.016 | 0.028 |  |  |
| G | 0.65 BSC |  | 0.026 BSC |  |  |  |
| K | 0.25 |  | 0.40 | 0.010 |  | 0.016 |
| L | 4.90 BSC |  | 0.193 BSC |  |  |  |
| M | $0^{\circ}$ |  | $6^{\circ}$ | $0^{\circ}$ |  | $6^{\circ}$ |


| DOCUMENT NUMBER: | 98AONO0236D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP 8 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Bus Receivers category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
PI90LVT386AEX PI90LVT386AE NB4N316MDTR2G SN75107ADR PI90LV032ALE PI90LV028AWEX DS1489AMX EL9110IUZ MC100LVEL16DG MC100LVEL16DR2G MC100EL16DTR2G MC100EP116FAG MC100EP17DTG MC100LVEL16DTG MC10EP17DTG MC10H115PG NB100LVEP17MNG VMC10E111FN SN75182NSR MC1489D1 DS8820AN SN75LVDS82DGGR MC100LVEL16DTR2G PI90LV028AWE 701798X 701798XB DS1489AM STLVDS32BTR 5962-9164001MFA DS3486M/NOPB DS34C86TM/NOPB DS34LV86TM SN75107AD SN75107AN SN75107ANE4 SN75107BD SN75107BDR SN75107BN SN75115D SN75115N SN75115NE4 SN75115NSR SN75124N SN75140P SN75140PSR SN75154D SN75154N SN75182D SN75182DR SN75182N


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

