### 3.3 V/5 V ECL Quad D Flip-Flop with Set, Reset, and Differential Clock

## MC10EP131, MC100EP131

## Description

The MC10/100EP131 is a Quad Master-slaved D flip-flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables. With AC performance faster than the E131 device, the EP131 is ideal for applications requiring the fastest AC performance available.

Each flip-flop may be clocked separately by holding Common Clock $\left(\mathrm{C}_{\mathrm{C}}\right)$ LOW and $\overline{\mathrm{C}_{\mathrm{C}}}$ HIGH, then using the differential Clock Enable inputs for clocking ( $\mathrm{C}_{0-3}, \overline{\mathrm{C}_{0-3}}$ ).

Common clocking is achieved by holding the differential inputs $\mathrm{C}_{0-3}$ LOW and $\overline{\mathrm{C}_{0-3}}$ HIGH while using the differential Common Clock $\left(\mathrm{C}_{\mathrm{C}}\right)$ to clock all four flip-flops. When left floating open, any differential input will disable operation due to input pulldown resistors forcing an output default state.

Individual asynchronous resets $\left(\mathrm{R}_{0-3}\right)$ and an asynchronous set (SET) are provided.

Data enters the master when both $\mathrm{C}_{\mathrm{C}}$ and $\mathrm{C}_{0-3}$ are LOW, and transfers to the slave when either $\mathrm{C}_{\mathrm{C}}$ or $\mathrm{C}_{0-3}$ (or both) go HIGH.

The 100 Series contains temperature compensation.

## Features

- 460 ps Typical Propagation Delay
- Maximum Frequency > 3 GHz Typical
- Differential Individual and Common Clocks
- Individual Asynchronous Resets
- Asynchronous Set
- PECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range: $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}=-3.0 \mathrm{~V}$ to -5.5 V
- Open Input Default State
- Safety Clamp on Inputs
- Q Output Will Default LOW with Inputs Open or at $\mathrm{V}_{\mathrm{EE}}$
- Pb-Free Packages are Available

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


LQFP-32
FA SUFFIX
CASE 561AB
MARKING DIAGRAM*


XXX = 10 or 100
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
$\mathrm{G} \quad=\mathrm{Pb}-$ Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| MC10EP131FAG | LQFP-32 <br> (Pb-Free) | 250 Units / Tray |
| MC100EP131FAG | LQFP-32 <br> (Pb-Free) | 250 Units / Tray |
| MC100EP131FAR2G | LQFP-32 <br> (Pb-Free) $)$ |  <br> Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC10EP131, MC100EP131



Warning: All $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\text {EE }}$ pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 32-Lead LQFP Pinout (Top View)

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
| $\mathrm{D}_{0-3^{*}}$ | ECL Data Inputs |
| $\mathrm{C}_{0-3^{*},}, \mathrm{C}_{0-3}{ }^{\star}$ | ECL Separate Clock Inputs |
| $\mathrm{C}_{\mathrm{C}^{\star},{\overline{\mathrm{C}_{\mathrm{C}}}}^{*}}$ | ECL Common Clock Inputs |
| $\mathrm{R}_{0-3^{*}}$ | ECL Asynchronous Reset |
| $\mathrm{SET}^{*}$ | ECL Asynchronous Set |
| $\mathrm{Q}_{0-3}, \overline{\mathrm{Q}_{0-3}}$ | ECL Data Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply |

* Pins will default LOW when left open.

Table 2. TRUTH TABLE

| D | S* | R* | CLK | Q |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | Z | L |
| H | L | L | Z | H |
| X | H | L | X | H |
| X | L | H | X | L |
| X | H | H | X | Undef |

* Pins will default low when left open.


Figure 2. Logic Diagram

## MC10EP131, MC100EP131

Table 3. ATTRIBUTES

| Characteristics | Value |
| :---: | :---: |
| Internal Input Pulldown Resistor | $75 \mathrm{k} \Omega$ |
| Internal Input Pullup Resistor | N/A |
| ESD Protection Human Body Model Machine Model Charged Device Model | $\begin{gathered} >2 \mathrm{kV} \\ >100 \mathrm{~V} \\ >2 \mathrm{kV} \end{gathered}$ |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) | Pb-Free Pkg |
| LQFP-32 | Level 2 |
| Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 935 Devices |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |

1. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 6 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -6 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{I}} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} 6 \\ -6 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{BB}}$ | $\mathrm{V}_{\text {BB }}$ Sink/Source |  |  | $\pm 0.5$ | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{aligned} & \hline 0 \text { Ifpm } \\ & 500 \text { Ifpm } \end{aligned}$ | $\begin{aligned} & 32 \text { LQFP } \\ & 32 \text { LQFP } \end{aligned}$ | $\begin{aligned} & 80 \\ & 55 \end{aligned}$ | $\begin{aligned} & \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | 32 LQFP | 12 to 17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder (Pb-Free) |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. 10EP DC CHARACTERISTICS, PECL $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 2)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 70 | 95 | 120 | 70 | 95 | 120 | 70 | 95 | 120 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 3) | 2165 | 2290 | 2415 | 2230 | 2355 | 2480 | 2290 | 2415 | 2540 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 3) | 1365 | 1490 | 1615 | 1430 | 1555 | 1680 | 1490 | 1615 | 1740 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 2090 |  | 2415 | 2155 |  | 2480 | 2215 |  | 2540 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 1365 |  | 1690 | 1460 |  | 1755 | 1490 |  | 1815 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 4) | 2.0 |  | 3.3 | 2.0 |  | 3.3 | 2.0 |  | 3.3 | V |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
2. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +0.3 V to -2.2 V .
3. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
4. $V_{I H C M R}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{I H C M R}$ range is referenced to the most positive side of the differential input signal.

Table 6. 10EP DC CHARACTERISTICS, PECL $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 5)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 70 | 95 | 120 | 70 | 95 | 120 | 70 | 95 | 120 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 6) | 3865 | 3990 | 4115 | 3930 | 4055 | 4180 | 3990 | 4115 | 4240 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 6) | 3065 | 3190 | 3315 | 3130 | 3255 | 3380 | 3190 | 3315 | 3440 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3790 |  | 4115 | 3855 |  | 4180 | 3915 |  | 4240 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | 3065 |  | 3390 | 3130 |  | 3455 | 3190 |  | 3515 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 7) | 2.0 |  | 5.0 | 2.0 |  | 5.0 | 2.0 |  | 5.0 | V |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
5. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +2.0 V to -0.5 V .
6. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
7. $V_{I H C M R}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{I H C M R}$ range is referenced to the most positive side of the differential input signal.

Table 7. 10EP DC CHARACTERISTICS, NECL $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.5 \mathrm{~V}$ to -3.0 V (Note 8)

|  | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 70 | 95 | 120 | 70 | 95 | 120 | 70 | 95 | 120 | mA |
| VOH | Output HIGH Voltage (Note 9) | -1135 | -1010 | -885 | -1070 | -945 | -820 | -1010 | -885 | -760 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 9) | -1935 | -1810 | -1685 | -1870 | -1745 | -1620 | -1810 | -1685 | -1560 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | -1210 |  | -885 | -1145 |  | -820 | -1085 |  | -760 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | -1935 |  | -1610 | -1870 |  | -1545 | -1810 |  | -1485 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10) | $\mathrm{V}_{\mathrm{EE}}+2.0$ |  | 0.0 | $\mathrm{V}_{\mathrm{EE}}+2.0$ |  | 0.0 | $\mathrm{V}_{\mathrm{EE}}+2.0$ |  | 0.0 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
8. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
9. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
10. $V_{I H C M R}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{I H C M R}$ range is referenced to the most positive side of the differential input signal.

Table 8. 100EP DC CHARACTERISTICS, PECL $V_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=0 \mathrm{~V}$ (Note 11)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 70 | 95 | 120 | 75 | 97 | 120 | 80 | 105 | 130 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 12) | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 12) | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 2075 |  | 2420 | 2075 |  | 2420 | 2075 |  | 2420 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 1355 |  | 1675 | 1355 |  | 1675 | 1355 |  | 1675 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 13) | 2.0 |  | 3.3 | 2.0 |  | 3.3 | 2.0 |  | 3.3 | V |
| $\mathrm{I}_{\mathbf{H}}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
11. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +0.3 V to -2.2 V .
12. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
13. $V_{I H C M R}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{I H C M R}$ range is referenced to the most positive side of the differential input signal.

Table 9. 100EP DC CHARACTERISTICS, PECL $V_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=0 \mathrm{~V}$ (Note 14)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 70 | 95 | 120 | 75 | 97 | 120 | 80 | 105 | 130 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 15) | 3855 | 3980 | 4105 | 3855 | 3980 | 4105 | 3855 | 3980 | 4105 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 15) | 3055 | 3180 | 3305 | 3055 | 3180 | 3305 | 3055 | 3180 | 3305 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3775 |  | 4120 | 3775 |  | 4120 | 3775 |  | 4120 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 3055 |  | 3375 | 3055 |  | 3375 | 3055 |  | 3375 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 16) | 2.0 |  | 5.0 | 2.0 |  | 5.0 | 2.0 |  | 5.0 | V |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| ILL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
14. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}} . \mathrm{V}_{\mathrm{EE}}$ can vary +2.0 V to -0.5 V .
15. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.
16. $V_{I H C M R}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{I H C M R}$ range is referenced to the most positive side of the differential input signal.

Table 10. 100EP DC CHARACTERISTICS, NECL $\vee_{C C}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.5 \mathrm{~V}$ to -3.0 V (Note 17)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 70 | 95 | 120 | 75 | 97 | 120 | 80 | 105 | 130 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 18) | -1145 | -1020 | -895 | -1145 | -1020 | -895 | -1145 | -1020 | -895 | mV |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage (Note 18) | -1945 | -1820 | -1695 | -1945 | -1820 | -1695 | -1945 | -1820 | -1695 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | -1225 |  | -880 | -1225 |  | -880 | -1225 |  | -880 | mV |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage (Single-Ended) | -1945 |  | -1625 | -1945 |  | -1625 | -1945 |  | -1625 | mV |
| $\mathrm{V}_{\text {IHCMR }}$ | Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 19) | $\mathrm{V}_{\text {EE }}+2.0$ |  | 0.0 | $\mathrm{V}_{\mathrm{EE}+}+2.0$ |  | 0.0 | $\mathrm{V}_{\mathrm{EE}}+2.0$ |  | 0.0 | V |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
17. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
18. All loading with $50 \Omega$ to $V_{C C}-2.0 \mathrm{~V}$.
19. $V_{\text {IHCMR }}$ min varies $1: 1$ with $V_{E E}, V_{I H C M R}$ max varies $1: 1$ with $V_{C C}$. The $V_{\text {IHCMR }}$ range is referenced to the most positive side of the differential input signal.

## MC10EP131, MC100EP131

Table 11. AC CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{EE}}=-3.0 \mathrm{~V}$ to -5.5 V or $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V ; $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 20)

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Frequency (See Figure 3. Frequency vs. Voutpp and JITTER) |  | > 3 |  |  | > 3 |  |  | > 3 |  | GHz |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay to Output Differential $\mathrm{C}_{\mathrm{C}}$ $\mathrm{R}_{0-3}$ SET | $\begin{aligned} & 320 \\ & 320 \\ & 320 \\ & 300 \end{aligned}$ | $\begin{aligned} & 450 \\ & 450 \\ & 430 \\ & 430 \end{aligned}$ | $\begin{aligned} & \hline 520 \\ & 520 \\ & 520 \\ & 550 \end{aligned}$ | $\begin{aligned} & 380 \\ & 400 \\ & 380 \\ & 380 \end{aligned}$ | $\begin{aligned} & \hline 460 \\ & 500 \\ & 480 \\ & 460 \end{aligned}$ | $\begin{aligned} & 580 \\ & 600 \\ & 580 \\ & 580 \end{aligned}$ | $\begin{aligned} & 450 \\ & 450 \\ & 450 \\ & 400 \end{aligned}$ | $\begin{aligned} & 560 \\ & 560 \\ & 560 \\ & 530 \end{aligned}$ | $\begin{aligned} & \hline 650 \\ & 650 \\ & 700 \\ & 650 \end{aligned}$ | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Set/R0-3 Recovery | 290 | 210 |  | 290 | 210 |  | 350 | 280 |  | ps |
| $\begin{aligned} & \mathrm{ts}_{\mathrm{s}} \\ & \mathrm{t}_{\mathrm{H}} \end{aligned}$ | Setup Time Hold Time | 120 | 80 |  | 120 | 80 |  | 120 | 80 |  | ps |
| $t_{\text {PW }}$ | $\underset{\substack{\text { Minimum Pulse Rate } \\ \mathrm{R}_{0-3}}}{ } \quad$ SET, | 550 | 400 |  | 550 | 400 |  | 550 | 400 |  |  |
| $\mathrm{t}_{\text {JITTER }}$ | Cycle-to-Cycle Jitter (See Figure 3. Frequency vs. Voutpp and JITTER) |  | 0.2 | <1 |  | 0.2 | < 1 |  | 0.2 | <1 | ps |
| $\mathrm{t}_{\mathrm{r}}$ $\mathrm{t}_{\mathrm{f}}$ | $\begin{aligned} & \hline \text { Output Rise/Fall Times } \quad \text { Q, } \bar{Q} \\ & (20 \%-80 \%) \end{aligned}$ | 110 | 180 | 250 | 125 | 200 | 275 | 150 | 230 | 300 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.
20. Measured using a 750 mV source, $50 \%$ duty cycle clock source. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

## MC10EP131, MC100EP131



Figure 3. Frequency vs. $\mathrm{V}_{\text {OUTpp }}$ and JITTER


Figure 4. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

## Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques
AN1406/D - Designing with PECL (ECL at +5.0 V)
AN1503/D - ECLinPS $^{m}$ I/O SPiCE Modeling Kit
AN1504/D - Metastability and the ECLinPS Family
AN1568/D - Interfacing Between LVDS and ECL
AN1672/D - The ECL Translator Guide
AND8001/D - Odd Number Counters Design
AND8002/D - Marking and Date Codes
AND8020/D - Termination of ECL Logic Devices
AND8066/D - Interfacing with ECLinPS
AND8090/D - AC Characteristics of ECL Devices

LQFP-32, 7x7
CASE 561AB-01
ISSUE O
DATE 19 JUN 2008


ALL DIMENSIONS IN MM

| DOCUMENT NUMBER: | 98AON30893E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | $\mathbf{3 2}$ LEAD LQFP, 7X7 |  | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Flip-Flops category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
NLV14027BDG NLX1G74MUTCG 703557B 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA NTE4598B 74LVC74APW-Q100J 74LCX16374MTDX 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74LVX74MTCX CD40174BF3A HMC723LC3CTR MM74HCT574MTCX 5962-8681501RA MM74HCT273WM SN74LVC74APW SN74LVC74AD SN74HC273DWR MC74HC11ADG M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74VHCV374FT(BJ) 74VHCV574FT(BJ) SNJ54ALS574BJ SN74LVC74ADR SN74HC574PWR SN74HC374AN SN74AS574DWR SN74ALS175NSR SN74HC175D SN74AC74D 74AHC1G79GV. 125 74AHC74D. 112 74HC112D.652 74HC574D.652 74HCT173D.652 74HCT374D. 652 74AHC574D. 118 74AHCT1G79GW. 125 74HC273D.652 74HC74D.653 74HC107D.652 74HC574D.653

