Presettable Divide-By-N Counter

The MC14018B contains five Johnson counter stages which are asynchronously presettable and resettable. The counters are synchronous, and increment on the positive going edge of the clock.

Presetting is accomplished by a logic 1 on the preset enable input. Data on the Jam inputs will then be transferred to their respective \overline{Q} outputs (inverted). A logic 1 on the reset input will cause all \overline{Q} outputs to go to a logic 1 state.

Division by any number from 2 to 10 can be accomplished by connecting appropriate \overline{Q} outputs to the data input, as shown in the Function Selection table. Anti–lock gating is included in the MC14018B to assure proper counting sequence.

Features

- Fully Static Operation
- Schmitt Trigger on Clock Input
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4018B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: –7.0 mW/°C From $65\,^{\circ}$ C To $125\,^{\circ}$ C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com




SOIC-16 D SUFFIX CASE 751B

PIN ASSIGNMENT

D _{in} [1 ●	16	V _{DD}
JAM 1	2	15	R
JAM 2 [3	14	С
<u>Q</u> 2 [4	13] Q 5
Q 1 [5	12	JAM 5
<u>Q</u> 3 [6	11] Q 4
ЈАМ З [7	10] PE
V _{SS} [8	9	JAM 4

MARKING DIAGRAM



A = Assembly Location

 $\begin{array}{ll} \text{WL, L} &= \text{Wafer Lot} \\ \text{YY, Y} &= \text{Year} \\ \text{WW, W} &= \text{Work Week} \\ \text{G} &= \text{Pb-Free Indicator} \end{array}$

FUNCTIONAL TRUTH TABLE

Clock	Reset	Preset Enable	Jam Input	Qn
7	0	0	Х	Qn
	0	0	Х	\overline{D}_{n}^*
Х	0	1	0	1
Х	0	1	1	0
Χ	1	X	X	1

*D_n is the Data input for that stage. Stage 1 has Data brought out to Pin 1.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				-5	5°C		25°C		12	5°C	
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current $ (V_{OH} = 2.5 \text{ Vdc}) $ $ (V_{OH} = 4.6 \text{ Vdc}) $ $ (V_{OH} = 9.5 \text{ Vdc}) $ $ (V_{OH} = 13.5 \text{ Vdc}) $	Source	I _{OH}	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2		-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8		-1.7 -0.36 -0.9 -2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I _{in}	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	-	-	-	5.0	7.5	_	-	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C _L = 50 pF on all outp buffers switching)	ent,	l _T	5.0 10 15			$I_T = (0$).3 μΑ/kHz) f).7 μΑ/kHz) f 1.0 μΑ/kHz) f	+ I _{DD}	•	,	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.001.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14018BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14018BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14018BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF:

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

SWITCHING CHARACTERISTICS (Note 5) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

			All Types			
Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH},t_{THL}=(1.35\;\text{ns/pF})\;C_L+32\;\text{ns}\\t_{TLH},t_{THL}=(0.6\;\text{ns/pF})\;C_L+20\;\text{ns}\\t_{TLH},t_{THL}=(0.4\;\text{ns/pF})\;C_L+20\;\text{ns}$	t _{TLH} , t _{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time Clock to \overline{Q} t_{PLH} , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 265 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.36 \text{ ns/pF}) C_L + 102 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 72 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	- - -	310 120 85	620 240 170	ns
Reset to \overline{Q} $t_{PLH} = (0.90 \text{ ns/pF}) C_L + 325 \text{ ns}$ $t_{PLH} = (0.36 \text{ ns/pF}) C_L + 132 \text{ ns}$ $t_{PLH} = (0.26 \text{ ns/pF}) C_L + 81 \text{ ns}$		5.0 10 15	- - -	370 150 100	740 300 200	ns
Preset Enable to \overline{Q} t_{PLH} , t_{PHL} = (0.90 ns/pF) C_L + 325 ns t_{PLH} , t_{PHL} = (0.36 ns/pF) C_L + 132 ns t_{PLH} , t_{PHL} = (0.26 ns/pF) C_L + 81 ns		5.0 10 15	- - -	370 150 100	740 300 200	ns
Setup Time Data (Pin 1) to Clock	t _{su}	5.0 10 15	200 100 80	0 0 0	- - -	ns
Jam Inputs to Preset Enable		5.0 10 15	200 100 80	0 0 0	- - -	ns
Data (Jam Inputs)-to-Preset Enable Hold Time	t _h	5.0 10 15	540 500 480	270 250 240	- - -	ns
Clock Pulse Width	twH	5.0 10 15	400 200 160	200 100 80	- - -	ns
Reset or Preset Enable Pulse Width	t _{WH}	5.0 10 15	290 130 110	145 65 55	- - -	ns
Clock Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15		No Limit		ns
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	2.5 6.5 8.0	1.25 3.25 4.0	MHz

- 5. The formulas given are for the typical characteristics only at 25°C.
 6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.






Figure 1. Switching Time Waveforms



FUNCTION SELECTION

Counter Mode	Connect Data Input (Pin 1) to:	Comments					
Divide by 10 Divide by 8 Divide by 6 Divide by 4 Divide by 2	\overline{Q5} \overline{Q4} \overline{Q3} \overline{Q2} \overline{Q1}	No external components needed.		LO	GIC DIAGF	RAM	
Divide by 9 Divide by 7 Divide by 5 Divide by 3	\overline{Q5 • \overline{Q4}} \overline{Q4 • \overline{Q3}} \overline{Q3 • \overline{Q2}} \overline{Q2 • \overline{Q1}}	Gate package needed to provide AND function. Counter Skips all 1's state	JAM 1	JAM 2	JAM 3	JAM 4	JAM 5
			CLOCK HAPER D S Q C C	D S Q C Q R P	D S Q C R P	D S Q C R P	D S Q C R P
	PRESET E		V _{DD} = PIN 16 V _{SS} = PIN 8	5 4 Q1	7 5	11 3	13 Jan Q5

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
7	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	E #1	
2.			ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.		7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR			8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.		12.			
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DEDING	FOOTPRINT
14.	COLLECTOR		NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDENING	FOOTFRINT
15.	EMITTER		ANODE	15.	EMITTER, #4	15.	BASE, #1	:	8X
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	6	.40 —
								-	0
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 ← ➤
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				,
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPUT	1		. 🗀 1	16
3.	DRAIN, #2		CATHODE	3.	COMMON DRAIN (OUTPUT			↓ — ·	· · ·
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,		<u>-</u>	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	1	16	6X 🛧 🖳	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.9		' <u> </u>
7.	DRAIN, #4	7.		7.	COMMON DRAIN (OUTPUT		0.	56	1
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	•			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT				Ш
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT)			— ↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u> </u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
	- ,							□ 8	9 + - + -
								°	~
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Printed versions are uncontrolled except when stamped "CONTROLLED C			
DESCRIPTION:	SOIC-16		PAGE 1 OF 1		

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

74HC165N 74HC195N CD4031BE CD4034BE NLV74HC165ADTR2G 5962-9172201M2A MC74HC597ADG MC100EP142MNG MC100EP016AMNG 5962-9172201MFA TC74HC165AP(F) NTE4517B MC74LV594ADR2G 74HCT4094D-Q100J 74HCT595D,118 TPIC6C595PWG4 74VHC164MTCX CD74HC195M96 NLV74HC165ADR2G NPIC6C596ADJ NPIC6C596D-Q100,11 74HC164T14-13 STPIC6D595MTR 74HC164D.653 74HC164D.652 74HCT164D.652 74HCT164D.653 74HC4094D.653 74VHC4020FT(BJ) 74HC194D,653 74HCT164DB.118 74HCT4094D.112 74LV164DB.112 74LVC594AD.112 HEF4094BT.653 74VHC164FT(BE) 74HCT594DB.112 74HCT597DB.112 74LV164D.112 74LV165D.112 74LV4094D.112 74LV4094PW.112 CD74HC165M 74AHC594T16-13 74AHCT595T16-13 74HC164S14-13 74HC595S16-13 74AHCT595S16-13 74AHC595S16-13 74AHC594S16-13