# **Binary Up/Down Counter**

The MC14516B synchronous up/down binary counter is constructed with MOS P-channel and N-channel enhancement mode devices in a monolithic structure.

This counter can be preset by applying the desired value, in binary, to the Preset inputs (P0, P1, P2, P3) and then bringing the Preset Enable (PE) high. The direction of counting is controlled by applying a high (for up counting) or a low (for down counting) to the UP/DOWN input. The state of the counter changes on the positive transition of the clock input.

Cascading can be accomplished by connecting the Carry Out to the Carry In of the next stage while clocking each counter in parallel. The outputs (Q0, Q1, Q2, Q3) can be reset to a low state by applying a high to the reset (R) pin.

This CMOS counter finds primary use in up/down and difference counting. Other applications include: (1) Frequency synthesizer applications where low power dissipation and/or high noise immunity is desired, (2) Analog-to-Digital and Digital-to-Analog conversions, and (3) Magnitude and sign generation.

#### Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Speed
- Logic Edge–Clocked Design Count Occurs on Positive Going Edge of Clock
- Single Pin Reset
- Asynchronous Preset Enable Operation
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky Load Over the Rated Temperature Range
- These Devices are Pb-Free and are RoHS Compliant
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable

Parameter	Symbol	Value	Unit			
DC Supply Voltage Range	V <sub>DD</sub>	-0.5 to +18.0	V			
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	-0.5 to V <sub>DD</sub> + 0.5	V			
Input or Output Current (DC or Transient) per Pin	I <sub>in</sub> , I <sub>out</sub>	±10	mA			
Power Dissipation, per Package (Note 1)	PD	500	mW			
Ambient Temperature Range	T <sub>A</sub>	-55 to +125	°C			
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C			
Lead Temperature (8–Second Soldering)	TL	260	°C			

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. Temperature Derating: Plastic "DW" Packages:





## **ON Semiconductor®**

http://onsemi.com



#### **ORDERING INFORMATION**


See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

### **PIN ASSIGNMENT**

PE [	1•	16	u v <sub>dd</sub>
Q3 [	2	15	þс
P3 [	3	14	] Q2
P0 [	4	13	] P2
CARRY IN	5	12	D P1
Q0 [	6	11	[] Q1
CARRY OUT	7	10	þu/d
v <sub>ss</sub> [	8	9	Dп
			•



#### **TRUTH TABLE**

Carry In	Up/Down	Preset Enable	Reset	Clock	Action
1	Х	0	0	Х	No Count
0	1	0	0	<u></u>	Count Up
0	0	0	0	<u></u>	Count Down
X	Х	1	0	Х	Preset
Х	Х	Х	1	Х	Reset

X = Don't Care

NOTE: When counting up, the Carry Out signal is normally high and is low only when Q0 through Q3 are high and Carry In is low. When counting down, Carry Out is low only when Q0 through Q3 and Carry In are low.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14516BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14516BDR2G	SOIC-16	2500 / Tape & Reel
NLV14516BDR2G*	(Pb-Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

### ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)


			- 5	5°C		25°C		12	5°C	
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Мах	Min	Typ (Note 2)	Мах	Min	Мах	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0		5.0 10 15	_ _ _	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Level V <sub>in</sub> = 0 or V <sub>DD</sub>	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Level $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$		5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
"1" Level ( $V_O = 0.5 \text{ or } 4.5 \text{ Vdc}$ ) ( $V_O = 1.0 \text{ or } 9.0 \text{ Vdc}$ ) ( $V_O = 1.5 \text{ or } 13.5 \text{ Vdc}$ )	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{c} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \mbox{ Vdc}) \\ (V_{OH} = 4.6 \mbox{ Vdc}) \\ (V_{OH} = 9.5 \mbox{ Vdc}) \\ (V_{OH} = 13.5 \mbox{ Vdc}) \end{array}$	I <sub>ОН</sub>	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	_ _ _ _	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	- - -	- 1.7 - 0.36 - 0.9 - 2.4		mAdc
$\begin{array}{l} (V_{OL} = 0.4 \; Vdc) & \text{Sink} \\ (V_{OL} = 0.5 \; Vdc) \\ (V_{OL} = 1.5 \; Vdc) \end{array}$	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	l <sub>in</sub>	15	-	± 0.1	-	$\pm 0.00001$	± 0.1	_	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	-	-	5.0	7.5	_	-	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current (Note 3, 4) (Dynamic plus Quiescent, Per Package) ( $C_L$ = 50 pF on all outputs, all buffers switching)	Ι <sub>Τ</sub>	5.0 10 15			$I_{T} = (1$	.58 μA/kHz) .20 μA/kHz) .70 μA/kHz)	f + I <sub>DD</sub> f + I <sub>DD</sub>	·	<u>.</u>	μAdc

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> - 50) Vfk where: I<sub>T</sub> is in µA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.


## SWITCHING CHARACTERISTICS (Note 5) (CL = 50 pF, TA = $25^{\circ}$ C)

		All Types		All Types			
Characteristic	Symbol	$V_{DD}$	Min	Typ (Note 6)	Max	Uni	
Output Rise and Fall Time $t_{TLH}$ , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15		100 50 40	200 100 80	ns	
Propagation Delay Time Clock to Q $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	315 130 100	630 260 200	ns	
Clock to Carry Out t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 230 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 97 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 75 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	315 130 100	630 260 200	ns	
Carry In to Carry Out $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	180 80 60	360 160 120	ns	
Preset or Reset to Q $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 230 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	315 130 100	630 360 200	ns	
Preset or Reset to $\overline{Carry Out}$ $t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 465 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 192 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 125 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	550 225 150	1100 450 300	ns	
Reset Pulse Width	t <sub>w</sub>	5.0 10 15	380 200 160	190 100 80	_ _ _	ns	
Clock Pulse Width	t <sub>WH</sub>	5.0 10 15	350 170 140	200 100 75	_ _ _	ns	
Clock Pulse Frequency	f <sub>cl</sub>	5.0 10 15	- - -	3.0 6.0 8.0	1.5 3.0 4.0	MH	
Preset or Reset Removal Time The Preset or Reset signal must be low prior to a positive–going transition of the clock.	t <sub>rem</sub>	5.0 10 15	650 230 180	325 115 90	-	ns	
Clock Rise and Fall Time	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	- - -	- - -	15 5 4	μs	
Setup Time Carry In to Clock	t <sub>su</sub>	5.0 10 15	260 120 100	130 60 50	_ _ _	ns	
Hold Time Clock to Carry In	t <sub>h</sub>	5.0 10 15	0 20 20	- 60 - 20 0	- - -	ns	
Setup Time Up/Down to Clock	t <sub>su</sub>	5.0 10 15	500 200 150	250 100 75	_ _ _	ns	
Hold Time Clock to Up/Down	t <sub>h</sub>	5.0 10 15	- 70 - 10 0	- 160 - 60 - 40	_ _ _	ns	
Setup Time Pn to PE	t <sub>su</sub>	5.0 10 15	- 40 - 30 - 25	- 120 - 70 - 50	_ _ _	ns	
Hold Time PE to Pn	t <sub>h</sub>	5.0 10 15	480 420 420	240 210 210	_ _ _	ns	
Preset Enable Pulse Width	t <sub>WH</sub>	5.0 10 15	200 100 80	100 50 40	- - -	ns	

The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an Indication of the IC's potential performance.








## LOGIC DIAGRAM

#### TOGGLE FLIP-FLOP



#### FLIP-FLOP FUNCTIONAL TRUTH TABLE

Preset Enable	Clock	т	Q <sub>n+1</sub>
1	Х	Х	Parallel In
0		0	Q <sub>n</sub>
0	<u>`</u>	1	<u>Q</u> n
0	$\sim$	Х	Q <sub>n</sub>

X = Don't Care




Figure 2. Switching Time Waveforms

### **PIN DESCRIPTIONS**

#### INPUTS

**P0**, **P1**, **P2**, **P3**, **Preset Inputs** (**Pins 4**, **12**, **13**, **3**) — Data on these inputs is loaded into the counter when PE is taken high.

**Carry In**, (Pin 5) — This active–low input is used when Cascading stages. Carry In is usually connected to Carry Out of the previous stage. While high, Clock is inhibited.

**Clock, (Pin 15)** — Binary data is incremented or decremented, depending on the direction of count, on the positive transition of this input.

#### OUTPUTS

Q0, Q1, Q2, Q3, Binary outputs (Pins 6, 11, 14, 2) — Binary data is present on these outputs with Q0 corresponding to the least significant bit.

**Carry Out, (Pin 7)** — Used when cascading stages, Carry Out is usually connected to Carry In of the next stage. This synchronous output is active low and may also be used to indicate terminal count.

#### CONTROLS

**PE, Preset Enable, (Pin 1)**—Asynchronously loads data on the Preset Inputs. This pin is active high and inhibits the clock when high.


**R**, **Reset**, (**Pin 9**) — Asynchronously resets the Q outputs to a low state. This pin is active high and inhibits the clock when high.

**Up/Down, (Pin 10)** — Controls the direction of count, high for up count, low for down count.

#### SUPPLY PINS


 $V_{SS}$ , Negative Supply Voltage, (Pin 8) — This pin is usually connected to ground.


 $V_{DD}$ , Positive Supply Voltage, (Pin 16) — This pin is connected to a positive supply voltage ranging from 3.0 V to 18 V.



NOTE: The Least Significant Digit (L.S.D.) counts from a preset value once Preset Enable (PE) goes low. The Most Significant Digit (M.S.D.) is disabled while  $\overline{C_{in}}$  is high. When the count of the L.S.D. reaches 0 (count down mode) or reaches 15 (count up mode),  $\overline{C_{out}}$  goes low for one complete clock cycle, thus allowing the next counter to decrement/increment one count. (See Timing Diagram) The L.S.D. now counts through another cycle (15 clock pulses) and the above cycle is repeated.

Figure 3. Presettable Cascaded 8-Bit Up/Down Counter





NOTE: The programmable frequency divider can be set by applying the desired divide ratio, in binary, to the preset inputs. For example, the maximum divide ratio of 255 may be obtained by applying a 1111 1111 to the preset inputs P0 to P7. For this divide operation, both counters should be configured in the count down mode. The divide ratio of zero is an undefined state and should be avoided.







DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16		PAGE 1 OF 1			
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding						

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

 74HC165N
 74HC195N
 CD4031BE
 CD4034BE
 NLV74HC165ADTR2G
 5962-9172201M2A
 MC74HC597ADG
 MC100EP142MNG

 MC100EP016AMNG
 5962-9172201MFA
 TC74HC165AP(F)
 NTE4517B
 MC74LV594ADR2G
 74HCT4094D-Q100J
 74HCT595D,118

 TPIC6C595PWG4
 74VHC164MTCX
 CD74HC195M96
 NLV74HC165ADR2G
 NPIC6C596ADJ
 NPIC6C596D-Q100,11
 74HC164T14-13

 STPIC6D595MTR
 74HC164D.653
 74HC164D.652
 74HCT164D.653
 74HC164D.653
 74VHC164T14-13

 STPIC6D595MTR
 74HC164D.653
 74HC164D.652
 74HCT164D.653
 74VHC164FT(BJ)

 74HC194D,653
 74HCT164DB.118
 74HCT4094D.112
 74LV164DB.112
 74LV164DB.112
 74LV164DFT(BE)

 74HCT594DB.112
 74HCT597DB.112
 74LV164D.112
 74LV165D.112
 74LV4094PW.112
 CD74HC165M
 74AHC594T16 

 13
 74AHCT595T16-13
 74HC164S14-13
 74AHC595S16-13
 74AHC595S16-13
 74AHC595S16-13
 74AHC594S16-13