## MC33364

## Critical Conduction GreenLine ${ }^{m}$ SMPS Controller

The MC33364 series are variable frequency SMPS controllers that operate in the critical conduction mode. They are optimized for high density power supplies requiring minimum board area, reduced component count, and low power dissipation. Integration of the high voltage startup saves approximately 0.7 W of power compared to the value of the resistor bootstrapped circuits.

Each MC33364 features an on-board reference, UVLO function, a watchdog timer to initiate output switching, a zero current detector to ensure critical conduction operation, a current sensing comparator, leading edge blanking, a CMOS driver and cycle-by-cycle current limiting.

The MC33364D1 has an internal 126 kHz frequency clamp. The MC33364D2 is available without an internal frequency clamp. The MC33364D has an internal 126 kHz frequency clamp which is pinned out, so that the designer can adjust the clamp frequency by connecting appropriate values of resistance.

## Features

- Lossless Off-Line Startup
- Leading Edge Blanking for Noise Immunity
- Watchdog Timer to Initiate Switching
- Operating Temperature Range $-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Shutdown Capability
- Over Temperature Protection
- Optional/Adjustable Frequency Clamp to Limit EMI
- This is a Pb -Free and Halide-Free Device

ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| MC33364D1G | $\begin{gathered} \mathrm{SO}-8 \\ \text { (Pb-Free) } \end{gathered}$ | 96 Units / Rail |
| MC33364D1R2G |  | 2500 Units / Tape \& Reel |
| MC33364D2G |  | 96 Units / Rail |
| MC33364D2R2G |  | 2500 Units / Tape \& Reel |
| MC33364DG | $\begin{gathered} \mathrm{SO}-16 \\ \text { (Pb-Free) } \end{gathered}$ | 48 Units / Rail |
| MC33364DR2G |  | 2500 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor ${ }^{(®)}$
http://onsemi.com


PIN CONNECTIONS




Figure 1. Representative Block Diagram


Figure 2. Typical Application Circuit


Figure 3. Timing Diagram in Fault Condition


Figure 4. Timing Diagram in Normal Condition

PIN DESCRIPTION

| Pin | Function | Description |
| :---: | :---: | :---: |
| 1 (1) | Zero Current Detect | The ZCD Pin ensures critical conduction mode. ZCD monitors the voltage on the auxiliary winding, during the demagnetization phase of the transformer, comparing it to an internal reference. The ZCD sets the latch for the output driver. |
| 3 (2) | Current Sense | The Current Sense Pin monitors the current in the power switch by measuring the voltage across a resistor. Leading Edge Blanking is utilized to prevent false triggering. The voltage is compared to a resistor divider connected to the Voltage Feedback Pin. A 110 mV voltage off-set is applied to compensate the natural optocoupler saturation voltage. |
| 4 (3) | Voltage Feedback | The Voltage Feedback Pin is typically connected to the collector of the optocoupler for feedback from the isolated secondary output. The Feedback is connected to the $\mathrm{V}_{\text {ref }}$ Pin via a 5 k resistor providing bias for the external optocoupler. |
| 6 (4) | $\mathrm{V}_{\text {ref }}$ | The $\mathrm{V}_{\text {ref }}$ Pin is a buffered internal 5.0 V reference with Undervoltage Lockout. |
| 8 (NA) | Frequency Clamp | The Frequency Clamp Pin ensures a minimum off-time value, typically $6.9 \mu \mathrm{~s}$. It prevents the MOSFET from restarting within a fixed (33364D1) or adjustable (33364D) delay. The minimum off-time is disabled in the 33364D2. Therefore the maximum switching frequency cannot exceed $1 /\left(T_{O N}+T_{\text {OFFmin }}\right)$. |
| 9 (5) | A GND | This pin is the ground for the internal circuitry excluding the gate drive stage. |
| 10 (5) | P GND | This pin is the ground for the gate drive stage. |
| 11 (6) | Gate Drive | The gate drive is the output to drive the gate of the power MOSFET. |
| 12 (7) | $\mathrm{V}_{\mathrm{CC}}$ | Provides the voltage for all internal circuitry including the gate drive stage and $\mathrm{V}_{\text {reff }}$. This pin has Undervoltage Lockout with hysteresis. |
| 16 (8) | Line | The Line Pin provides the initial power to the $\mathrm{V}_{\mathrm{CC}}$ pins. Internally the line pin is a high voltage current source, eliminating the need for an external startup network. |

NOTE: For further information please refer to the following Application Notes;
AN1594: Critical Conduction Mode, Flyback Switching Power Supply Using the MC33364.
AN1681: How to keep a Flyback Switch-Mode Power Supply Stable with a Critical-Mode Controller.

MAXIMUM RATINGS $\left(T_{A}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage (Operating) | $\mathrm{V}_{\mathrm{Cc}}$ | 16 | V |
| Line Voltage | $\mathrm{V}_{\text {Line }}$ | 700 | V |
| Current Sense, Compensation, <br> Voltage Feedback, Restart Delay and Zero Current Input Voltage | $\mathrm{V}_{\text {in1 }}$ | -1.0 to +10 | V |
| Zero Current Detect Input | $\mathrm{l}_{\text {in }}$ | $\pm 5.0$ | mA |
| Restart Diode Current | $\mathrm{l}_{\text {in }}$ | 5.0 | mA |
| Power Dissipation and Thermal Characteristics <br> D1 and D2 Suffix, Plastic Package Case 751 <br> Maximum Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> Thermal Resistance, Junction-to-Air <br> D Suffix, Plastic Package Case 751B-05 <br> Maximum Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> Thermal Resistance, Junction-to-Air | $P_{D}$ <br> $\mathrm{R}_{\text {日JA }}$ <br> $P_{D}$ <br> $\mathrm{R}_{\text {өJA }}$ | $\begin{aligned} & 450 \\ & 178 \\ & \\ & 550 \\ & 145 \end{aligned}$ | mW <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> mW <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature | $\mathrm{T}_{J}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | $\mathrm{T}_{\text {A }}$ | -25 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
NOTE: ESD data available upon request.

ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=15.5 \mathrm{~V}\right.$, for typical values $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, for min $/$ max values $\mathrm{T}_{\mathrm{J}}=-25$ to $\left.125^{\circ} \mathrm{C}\right)$

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOLTAGE REFERENCE |  |  |  |  |  |
| Reference Output Voltage ( $\mathrm{l}_{\text {Out }}=0 \mathrm{~mA}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\text {ref }}$ | 4.90 | 5.05 | 5.20 | V |
| Line Regulation ( $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ to 20 V ) | Regline | - | 2.0 | 50 | mV |
| Load Regulation ( $\mathrm{l}_{\text {Out }}=0 \mathrm{~mA}$ to 5.0 mA ) | Regload | - | 0.3 | 50 | mV |
| Maximum $\mathrm{V}_{\text {ref }}$ Output Current | Io | - | 5 | - | mA |
| Reference Undervoltage Lockout Threshold | $\mathrm{V}_{\text {th }}$ | - | 4.5 | - | V |

## ZERO CURRENT DETECTOR

| Input Threshold Voltage $\left(\mathrm{V}_{\text {in }}\right.$ Decreasing) | $\mathrm{V}_{\text {th }}$ | 0.9 | 1.0 | 1.1 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Hysteresis $\left(\mathrm{V}_{\text {in }}\right.$ Decreasing) | $\mathrm{V}_{\mathrm{H}}$ | - | 200 | - | mV |
| Input Clamp Voltage - High State $\left(\mathrm{I}_{\mathrm{DET}}=3.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{IH}}$ | 9.0 | 10.33 | 12 | V |
| - Low State $\left(\mathrm{I}_{\mathrm{DET}}=-3.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{IL}}$ | -1.1 | -0.75 | 0.5 |  |

CURRENT SENSE COMPARATOR

| Input Bias Current $\left(\mathrm{V}_{\mathrm{CS}}=0\right.$ to 2.0 V$)$ | $\mathrm{I}_{\mathrm{IB}}$ | -0.5 | 0.02 | 0.5 | $\mu \mathrm{~A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Built In Offset | $\mathrm{V}_{\mathrm{IO}}$ | 50 | 108 | 170 | mV |
| Feedback Pin Input Range | $\mathrm{V}_{\mathrm{FB}}$ | 1.1 | 1.24 | 1.4 | V |
| Feedback Pin to Output Delay | $\mathrm{t}_{\mathrm{DLY}}$ | 100 | 232 | 400 | ns |

## DRIVE OUTPUT

| Source Resistance (Drive $\left.=0 \mathrm{~V}, \mathrm{~V}_{\text {Gate }}=\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}\right)$ | $\mathrm{R}_{\mathrm{OH}}$ | 10 | 36 | 70 | $\Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Sink Resistance (Drive $\left.=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {Gate }}=1.0 \mathrm{~V}\right)$ | $\mathrm{R}_{\mathrm{OL}}$ | 5 | 11 | 25 | $\Omega$ |
| Output Voltage Rise Time $(25 \%-75 \%)\left(\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}\right)$ | $\mathrm{t}_{\mathrm{r}}$ | - | 67 | 150 | ns |
| Output Voltage Fall Time $(75 \%-25 \%)\left(\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}\right)$ | $\mathrm{t}_{\mathrm{f}}$ | - | 28 | 50 | ns |
| Output Voltage in Undervoltage $\left(\mathrm{V}_{\mathrm{CC}}=7.0 \mathrm{~V}, \mathrm{I}_{\text {Sink }}=1.0 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{O}(\mathrm{UV})}$ | - | 0.01 | 0.03 | V |

## LEADING EDGE BLANKING

| Delay to Current Sense Comparator Input <br> $\left(V_{\mathrm{FB}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CS}}=0 \mathrm{~V}\right.$ to 4.0 V step, $\left.\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}\right)$ | tpHL(in/out) | - | 250 | - | ns |
| :--- | :---: | :---: | :---: | :---: | :---: |

## THERMAL SHUTDOWN

| Shutdown (Junction Temperature Increasing) | $\mathrm{T}_{\text {sd }}$ | - | 180 | - | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Hysteresis (Junction Temperature Decreasing) | $\mathrm{T}_{\mathrm{H}}$ | - | 50 | - |  |

## TIMER

| Watchdog Timer | $\mathrm{t}_{\text {DLY }}$ | 200 | 360 | 700 | $\mu \mathrm{~s}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |

UNDERVOLTAGE LOCKOUT

| Startup Threshold ( $\mathrm{V}_{\mathrm{CC}}$ Increasing) | $\mathrm{V}_{\mathrm{th}(\mathrm{on})}$ | 14 | 15 | 16 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Minimum Operating Voltage After Turn-On ( $\mathrm{V}_{\mathrm{CC}}$ Decreasing) | $\mathrm{V}_{\text {Shutdown }}$ | 6.5 | 7.6 | 8.5 | V |

FREQUENCY CLAMP

| Internal FC Function (pin open) | $\mathrm{f}_{\max }$ | 104 | 126 | 145 | kHz |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Internal FC Function (pin grounded) | $\mathrm{f}_{\max }$ | 400 | 564 | 800 | kHz |
| Frequency Clamp Input Threshold | $\mathrm{V}_{\text {th }}(\mathrm{FC})$ | 1.89 | 1.95 | 2.01 | V |
| Frequency Clamp Control Current Range (Sink) | $\mathrm{I}_{\text {Control }}$ | 30 | 70 | 110 | $\mu \mathrm{~A}$ |
| Dead Time (FC pin $=1.7 \mathrm{~V}$ ) | $\mathrm{T}_{\mathrm{d}}$ | 3.5 | 5.0 | 6.5 | $\mu \mathrm{~s}$ |

TOTAL DEVICE

| Line Startup Current $\left(\mathrm{V}_{\text {Line }}=50 \mathrm{~V}\right)\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {th(on })}-1.0 \mathrm{~V}\right)$ <br> Restart Delay Time | $\mathrm{I}_{\text {Line }}$ <br> $\mathrm{I}_{\mathrm{DLY}}$ | 5.0 | 8.5 <br> 100 | 12 | mA |
| :--- | :---: | :---: | :---: | :---: | :---: |
| ms |  |  |  |  |  |$|$



Figure 5. Drive Output Waveform


Figure 7. Supply Current
versus Supply Voltage


Figure 9. Minimum Off-time versus Timing Resistor on the FC Pin


Figure 6. Watchdog Timer Delay versus Temperature


Figure 8. Transient Thermal Resistance


Figure 10. Feedback Voltage versus Current Sense Voltage

## OPERATING DESCRIPTION

## Introduction

The MC33364 series represents a variable-frequency current-mode critical-conduction solution with integrated high voltage startup and protection circuitry to implement an off-line flyback converter for modern consumer electronic power supplies. Different frequency clamp options offer different customized needs. This device series includes an integrated 700 V Very High-Voltage (VHV) start-up circuit. Thus, it is possible to design an application with universal input voltage from 85 Vac to 265 Vac without any additional startup circuits or components.

The critical conduction feature offers some advantages. First, the MOSFET turns on at zero current and the diode turns off at zero current. The zero current reduces these turn-on and turn-off switching losses. It also reduces the Electro-Magnetic Interface (EMI) of the SMPS and a less expensive rectifier can be used. Second, by preventing the SMPS from entering the discontinuous conduction mode (DCM), the peak MOSFET drain current is limited to only twice the average input current. It needs a smaller and less expensive MOSFET. Third, by preventing the SMPS from entering the Continuous Conduction Mode (CCM), the flyback topology transfer function stays first-order and its feedback compensation network is considerably simplified. It also maximizes the power transfer by the flyback transformer to its $1 / 2 \mathrm{LI}^{2}$ limits.

A description of each of the functional blocks is given below. The representative block diagram and typical application circuit are in Figure 1 and Figure 2.

## Line, $\mathbf{V}_{\mathbf{C c}}$, Startup Circuit and Reference Voltage

The Line pin is capable of a maximum 700 V so that it is possible to connect this pin directly to the rectified high-voltage Alternating Current (AC) input for minimizing the number of external components. There is a startup circuit block that regulates voltage from the Line pin to the $\mathrm{V}_{\mathrm{CC}}$ pin in an abnormal situation. In normal conditions, the auxiliary winding powers up the $\mathrm{V}_{\mathrm{CC}}$ and this startup circuit is opened and saves approximate 0.7 W of power compared to the resistor bootstrapped circuits.

In normal operation, the auxiliary winding powers up the $\mathrm{V}_{\mathrm{CC}}$ voltage. This voltage is a constant value between the UVLO limits ( 7.6 V and 15 V ). It is further regulated to a constant 5 V reference voltage $\mathrm{V}_{\text {ref }}$ for the internal circuitry usage. As long as the $\mathrm{V}_{\mathrm{CC}}$ voltage is between 7.6 V and 15 V , it means the auxiliary winding can provide voltage as in normal condition. The device recognizes that there is no fault in the circuit and the device remains in the normal operation status.

However, when the auxiliary winding cannot power up $\mathrm{V}_{\mathrm{CC}}$, the $\mathrm{V}_{\mathrm{CC}}$ voltage will reach its UVLO limit. The device recognizes that it is an abnormal situation (such as startup or output short-circuited). The $\mathrm{V}_{\mathrm{CC}}$ voltage is not constant in
this case. Figure 3 shows the timing diagram in a fault condition. There are three Under-Voltage Lock-Out (UVLO) thresholds with respect to $\mathrm{V}_{\mathrm{CC}}$. The upper threshold is 15 V . When this limit is reached, the startup circuit block turns off and $\mathrm{V}_{\mathrm{CC}}$ declines due to power consumption of the circuitry. The startup circuit block turns on when $\mathrm{V}_{\mathrm{CC}}$ reaches 7.6 V and if $\mathrm{V}_{\text {ref }}$ is higher than 3.7 V . It is the second threshold of $\mathrm{V}_{\mathrm{CC}}$. If $\mathrm{V}_{\text {ref }}$ is smaller than 3.7 V , the startup circuit will turn on when $\mathrm{V}_{\mathrm{CC}}$ reaches a temperature dependent value $\mathrm{V}_{\mathrm{T}}$ ranging between 3.5 V and 6 V . It is the last threshold of $\mathrm{V}_{\mathrm{CC}}$. This temperature dependent threshold is lower when temperature is higher so that it takes a longer time to restore the $\mathrm{V}_{\mathrm{CC}}$. It is a protection feature, which allows more dead time for cooling in high temperature condition.

There is an UVLO in the $\mathrm{V}_{\text {ref }}$ regulator block. When $\mathrm{V}_{\mathrm{CC}}$ falls below typical 8.1 V in abnormal situation, the $\mathrm{V}_{\text {ref }}$ regulator block stops. $\mathrm{V}_{\text {ref }}$ and $\mathrm{V}_{\mathrm{CC}}$ collapses due to power consumption of the circuitry. When $\mathrm{V}_{\text {ref }}$ collapses to below 3.7 V , the device cannot provide the Drive output and makes a dead time. This dead time is designed for minimal power transfer in the abnormal conditions. The dead time ends when $\mathrm{V}_{\mathrm{CC}}$ reaches 15 V after reaching the UVLO limit $\mathrm{V}_{\mathrm{T}}$ ( 3.5 to 6 V ). Reaching $\mathrm{V}_{\mathrm{T}}$ enables the startup circuit block, charging up the $\mathrm{V}_{\mathrm{CC}}$ capacitor again. When $\mathrm{V}_{\mathrm{CC}}$ reaches 15 V again, the $\mathrm{V}_{\text {ref }}$ regulator block turns on and allows the output to work again.

It is recommended to put a 0.1 uF capacitor on $\mathrm{V}_{\text {ref }}$ pin for stability of the voltage buffer. The $\mathrm{V}_{\mathrm{CC}}$ capacitor is relatively larger than this 0.1 uF capacitor, making a longer $\mathrm{V}_{\mathrm{CC}}$ charging time from $\mathrm{V}_{\mathrm{T}}$ to 15 V and a longer dead time in the abnormal or fault conditions.

## Zero Current Detect

To achieve critical conduction mode, MOSFET conduction is always initiated by sensing a zero current signal from the Zero Current Detect (ZCD) pin. The ZCD pin indirectly monitors the inductor current by sensing the auxiliary winding voltage. When the voltage falls below a threshold of 1.0 V , the comparator resets the RS latch to turn the MOSFET on. There is 200 mV of hysteresis built into the comparator for noise immunity and to prevent false tripping. There are 10 V and 0.7 V clamps in the ZCD pin for protection. An external resistor is recommended to limit the input current to 2 mA to protect the clamps.

## Watchdog Timer

A watchdog timer block is added to the device to start or restart the Drive output when something goes wrong in the ZCD. When the inductor current reaches zero for longer than approximate 410 ms , the timer reset the RS latch and that turns the MOSFET on.

## Current Sense and Feedback Regulation

Current-mode control is implemented with the Current Sense (CS) pin and Feedback (FB) pin. The FB pin is internally pulled up with a 5 kOhm resistor from the 5 V $\mathrm{V}_{\text {ref. }}$. There is a resistor divider circuit and a 0.1 V offset in this functional block. The following equation describes the relation between the voltages of the FB and CS pins, $\mathrm{V}_{\mathrm{FB}}$ and $\mathrm{V}_{\mathrm{CS}}$ respectively.

$$
\mathrm{V}_{\mathrm{CS}}(\max )=\mathrm{V}_{\mathrm{FB}} / 4-0.1 \mathrm{~V}
$$

When the output is short circuited, there is no feedback signal from the opto coupler and the FB pin is opened. It gives $\mathrm{V}_{\mathrm{FB}}=5 \mathrm{~V}$ and the maximum voltage of the CS pin is 1.15 V . When the voltage exceeds 1.15 V , the current sense comparator turns on and terminates the MOSFET conduction. It stops current flowing through the sense resistor ( $\mathrm{R}_{\text {Sense }}$ ) and hence the sense resistor limits the maximum MOSFET drain current by the following equation.

$$
\text { Maximum Drain Current }=1.15 / R_{\text {sense }}
$$

When the output voltage is too high, the FB pin voltage is pulled down by the opto coupler current and the duty ratio is reduced. The output voltage is then regulated.

There is a Leading Edge Blanking (LEB) circuit with 250 ns propagation delay to prevent false triggering due to parasitics in the CS pin. It makes a minimum on-time of the MOSFET ( $\mathrm{t}_{\mathrm{on}(\mathrm{min})}$ ).

## Thermal Shutdown

There is a thermal shutdown block to prevent overheating condition and protect the device from overheating. When temperature is over $180^{\circ} \mathrm{C}$, the Drive output and startup circuit block are disable. The device resumes operation when temperature falls below $130^{\circ} \mathrm{C}$.

## Gate Drive Output

The IC contains a CMOS output driver specifically designed for direct drive of power MOSFET. The Drive Output typical rise and fall times are 50 ns with a 1.0 nF load. Unbalanced Source and Sink eliminates the need for an external resistor between the device Drive output and the Gate of the external MOSFET. Additional internal circuitry has been added to keep the Drive Output in a sinking mode whenever the UVLO is active. This characteristic eliminates the need for an external gate pull-down resistor.

## Frequency Clamp Options

The drawback of critical conduction mode is variable switching frequency. The switching frequency can increase dramatically to hundreds of kHz when the output current is too low or vanishes. It is a big problem when EMI above 150 kHz is concerned. Frequency Clamp (FC) is an optional feature in the device to limit the upper switching frequency to nominal 126 kHz by inserting a minimum off-time $\left(\mathrm{t}_{\text {off }(\min )}\right)$. When a minimum off-time is inserted, the maximum frequency ( $\mathrm{f}_{\text {max }}$ ) limit is set.

$$
\mathrm{f}_{\max }=\frac{1}{\mathrm{t}_{\mathrm{On}(\min )}+\mathrm{t}_{\mathrm{off}(\min )}}
$$

The SMPS is forced to operate in DCM when the maximum frequency is reached. The minimum off-time is immediately counted after the driving signal goes low. If the ZCD signal comes within this minimum off-time, the ZCD information is ignored until the minimum off-time expires. The next ZCD signal starts the MOSFET conduction.
There are three available FC options: MC33364D adjustable minimum off-time by external resistor, MC33364D1 - 6.9 us fixed minimum off-time, and MC33364D2 - no minimum off-time (FC disable).
The MC33364D has a FC pin, which can vary the minimum off-time (or the maximum frequency) externally in Figure 11. If the FC pin is opened, the minimum off-time is fixed at 6.9 us. If the FC pin is grounded, the clamp is disabled, and the SMPS will always operate in critical mode. It is generally not recommended to sink or source more than 80 uA from the FC pin because high currents may cause unstable operation.


Figure 11. Frequency Clamp Setting

## APPLICATION INFORMATION

## Design Example

Design an off-line Flyback converter according to the following requirements:

Output Power: $\quad 12 \mathrm{~W}$
Output: $\quad 6.0$ V @ 2 Amperes
Input voltage range: $90 \mathrm{Vac}-270 \mathrm{Vac}, 50 / 60 \mathrm{~Hz}$
The operation for the circuit shown in Figure 12 is as follows: the rectifier bridge D1-D4 and the capacitor C1 convert the ac line voltage to dc. This voltage supplies the primary winding of the transformer T1 and the startup circuit in U1 through the line pin. The primary current loop is closed by the transformer's primary winding, the TMOS switch Q1 and the current sense resistor R7. The resistors R5, R6, diode D6 and capacitor C4 create a snubber clamping network that protects Q1 from spikes on the primary winding. The network consisting of capacitor C3, diode D5 and resistor R1 provides a $\mathrm{V}_{\mathrm{CC}}$ supply voltage for U1 from the auxiliary winding of the transformer. The resistor R1 makes $\mathrm{V}_{\mathrm{CC}}$ more stable and resistant to noise. The resistor R 2 reduces the current flow through the internal clamping and protection zener diode of the Zero Crossing Detector (ZCD) within U1. C3 is the decoupling capacitor of the supply voltage. The resistor R3 can provide additional bias current for the optoisolator's transistor. The diode D8 and the capacitor C5 rectify and filter the output voltage. The TL431, a programmable voltage reference, drives the primary side of the optoisolator to provide isolated feedback to the MC33364. The resistor divider consisting of R10 and R11 program the voltage of the TL431. The resistor R9 and the capacitors C7 and C8 provide frequency compensation of the feedback loop. Resistor R8 provides a current limit for the opto coupler and the TL431.

Since the critical conduction mode converter is a variable frequency system, the MC33364 has a built-in special block to reduce switching frequency in the no load condition. This block is named the "frequency clamp" block. MC33364 used in the design example has an internal frequency clamp set to 126 kHz . However, optional versions with a disabled or variable frequency clamp are available. The frequency clamp works as follows: the clamp controls the part of the switching cycle when the MOSFET switch is turned off. If this "off-time" (determined by the reset time of the transformer's core) is too short, then the frequency clamp does not allow the switch to turn-on again until the defined frequency clamp time is reached (i.e., the frequency clamp will insert a dead time).

There are several advantages of the MC33364's startup circuit. The startup circuit includes a special high voltage switch that controls the path between the rectified line voltage and the $\mathrm{V}_{\mathrm{CC}}$ supply capacitor to charge that capacitor by a limited current when the power is applied to the input. After a few switching cycles the IC is supplied from the transformer's auxiliary winding. After $\mathrm{V}_{\mathrm{CC}}$ reaches the undervoltage lockout threshold value, the
startup switch is turned off by the undervoltage and the overvoltage control circuit. Because the power supply can be shorted on the output, causing the auxiliary voltage to be zero, the MC33364 will periodically start its startup block. This mode is named "hiccup mode". During this mode the temperature of the chip rises but remains protected by the thermal shutdown block. During the power supply's normal operation, the high voltage internal MOSFET is turned off, preventing wasted power, and thereby, allowing greater circuit efficiency.

Since a bridge rectifier is used, the resulting minimum and maximum dc input voltages can be calculated:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{in}(\min )} \mathrm{dc}=\sqrt{2} \mathrm{x} \mathrm{~V}_{\mathrm{in}(\min )} \mathrm{ac}=(\sqrt{2})(90 \mathrm{Vac})=127 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{in}(\mu \mathrm{ax})} \mathrm{dc}=\sqrt{2} \times \mathrm{V}_{\mathrm{in}(\mu \mathrm{ax})} \mathrm{ac}=(\sqrt{2})(270 \mathrm{Vac})=382 \mathrm{~V}
\end{aligned}
$$

The maximum average input current is:

$$
\mathrm{I}_{\text {in }}=\frac{\mathrm{P}_{\text {out }}}{\mathrm{nV}_{\text {in }(\min )}}=\frac{12 \mathrm{~W}}{0.8(127 \mathrm{~V})}=0.118 \mathrm{~A}
$$

where $\mathrm{n}=$ estimated circuit efficiency.
A TMOS switch with 600 V avalanche breakdown voltage is used. The voltage on the switch's drain consists of the input voltage and the flyback voltage of the transformer's primary winding. There is a ringing on the rising edge's top of the flyback voltage due to the leakage inductance of the transformer. This ringing is clamped by the RCD network. Design this clamped wave for an amplitude of 50 V below the avalanche breakdown of the TMOS device. Add another 50 V to allow a safety margin for the MOSFET. Then a suitable value of the flyback voltage may be calculated:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{flbk}} & =\mathrm{V}_{\mathrm{TMOS}}-\mathrm{V}_{\mathrm{in}(\max )}-100 \mathrm{~V} \\
& =600 \mathrm{~V}-382 \mathrm{~V}-100 \mathrm{~V}=118 \mathrm{~V}
\end{aligned}
$$

Since this value is very close to the $\mathrm{V}_{\mathrm{in}(\mathrm{min})}$, set:

$$
\mathrm{V}_{\mathrm{flbk}}=\mathrm{V}_{\mathrm{in}(\min )}=127 \mathrm{~V}
$$

The $\mathrm{V}_{\text {flbk }}$ value of the duty cycle is given by:

$$
\partial \max =\frac{V_{\text {flbk }}}{V_{\mathrm{flbk}}+V_{\mathrm{in}(\min )}}=\frac{127 \mathrm{~V}}{[127 \mathrm{~V}+127 \mathrm{~V}]}=0.5
$$

The maximum input primary peak current:

$$
\mathrm{I}_{\mathrm{ppk}}=\frac{2 \mathrm{I}_{\mathrm{in}}}{\partial \mathrm{max}}=\frac{2.0(0.118 \mathrm{~A})}{0.5}=0.472 \mathrm{~A}
$$

Choose the desired minimum frequency $f_{\text {min }}$ of operation to be 70 kHz .

After reviewing the core sizing information provided by a core manufacturer, a EE core of size about 20 mm was chosen. Siemens' N67 magnetic material is used, which corresponds to a Philips 3C85 or TDK PC40 material.

The primary inductance value is given by:

$$
\mathrm{L}_{\mathrm{p}}=\frac{\partial \max \mathrm{V}_{\mathrm{in}(\min )}}{\left(\mathrm{I}_{\mathrm{ppk}}\right)\left(\mathrm{f}_{\min }\right)}=\frac{0.5(127 \mathrm{~V})}{(0.472 \mathrm{~A})(70 \mathrm{kHz})}=1.92 \mathrm{mH}
$$

The manufacturer recommends for that magnetic core a maximum operating flux density of:

$$
\mathrm{B}_{\max }=0.2 \mathrm{~T}
$$

The cross-sectional area $A_{c}$ of the EF20 core is:

$$
\mathrm{A}_{\mathrm{C}}=33.5 \mathrm{~mm}^{2}
$$

The operating flux density is given by:

$$
\mathrm{B}_{\text {max }}=\frac{\mathrm{L}_{\mathrm{p}} \mathrm{I}_{\mathrm{ppk}}}{\mathrm{~N}_{\mathrm{p}} \mathrm{~A}_{\mathrm{c}}}
$$

From this equation the number of turns of the primary winding can be derived:

$$
\mathrm{n}_{\mathrm{p}}=\frac{\mathrm{L}_{\mathrm{p}} \mathrm{l}_{\mathrm{ppk}}}{\mathrm{~B}_{\mathrm{max}} \mathrm{~A}_{\mathrm{c}}}
$$

The $A_{L}$ factor is determined by:

$$
\begin{aligned}
A_{L} & =\frac{L_{p}}{n^{2} p}=\frac{L_{p}\left(B_{m a x} A_{c}\right)^{2}}{\left[L_{p}\left(I_{p p k}\right)^{2}\right]} \\
& =\frac{(0.2 \mathrm{~T})\left(33.5 \mathrm{E}-6 \mathrm{~m}^{2}\right)^{2}}{(.00192 \mathrm{H})(0.472 \mathrm{~A})^{2}}=105 \mathrm{nH}
\end{aligned}
$$

From the manufacturer's catalogue recommendation the core with an $\mathrm{A}_{\mathrm{L}}$ of 100 nH is selected. The desired number of turns of the primary winding is:

$$
n_{p}=\left(\frac{L_{p}}{A_{L}}\right)^{1 / 2}=\left[\frac{(0.00192 H)}{(100 \mathrm{nH})}\right]^{1 / 2}=139 \text { turns }
$$

The number of turns needed by the 6.0 V secondary is (assuming a Schottky rectifier is used):

$$
\begin{aligned}
\mathrm{n}_{\mathrm{S}} & =\frac{\left(\mathrm{V}_{\mathrm{S}}+\mathrm{V}_{\mathrm{fwd}}\right)(1-\partial \max ) \mathrm{n}_{\mathrm{p}}}{\left[\partial \max \left(\mathrm{~V}_{\mathrm{in}(\min )}\right)\right]} \\
& =\frac{(6.0 \mathrm{~V}+0.3 \mathrm{~V})(1-0.5) 139}{[0.5(127 \mathrm{~V})]}=7 \text { turns }
\end{aligned}
$$

The auxiliary winding to power the control IC is 16 V and its number of turns is given by:

$$
\begin{aligned}
\text { naux } & =\frac{\left(\mathrm{V}_{\mathrm{aux}}+\mathrm{V}_{\mathrm{fwd}}\right)(1-\partial \max ) \mathrm{n}_{\mathrm{p}}}{\left[\partial \max \left(\mathrm{~V}_{\mathrm{in}(\min )}\right)\right]} \\
& =\frac{(16 \mathrm{~V}+0.9 \mathrm{~V})(1-0.5) 139}{[0.5(127 \mathrm{~V})]}=19 \text { turns }
\end{aligned}
$$

The approximate value of rectifier capacitance needed is:

$$
\mathrm{C} 1=\frac{\mathrm{t}_{\text {off }}\left(\mathrm{l}_{\text {in }}\right)}{\mathrm{V}_{\text {ripple }}}=\frac{(5 \mathrm{~m} \mathrm{sec})(0.118 \mathrm{~A})}{50 \mathrm{~V}}=11.8 \mu \mathrm{~F}
$$

where the minimum ripple frequency is 2 times the 50 Hz line frequency and $\mathrm{t}_{\mathrm{off}}$, the discharge time of C 1 during the haversine cycle, is assumed to be half the cycle period.

Because we have a variable frequency system, all the calculations for the value of the output filter capacitors will be done at the lowest frequency, since the ripple voltage will be greatest at this frequency. When selecting the output capacitor select a capacitor with low ESR to minimize ripple from the current ripple. The approximate equation for the output capacitance value is given by:

$$
\mathrm{C} 5=\frac{\mathrm{I}_{\text {out }}}{\left(\mathrm{f}_{\text {min }}\right)\left(\mathrm{V}_{\text {rip }}\right)}=\frac{2 \mathrm{~A}}{(70 \mathrm{kHz})(0.1 \mathrm{~V})}=286 \mu \mathrm{~F}
$$

Determining the value of the current sense resistor (R7), one uses the peak current in the predesign consideration. Since within the IC there is a limitation of the voltage for the current sensing, which is set to 1.2 V , the design of the current sense resistor is simply given by:

$$
\mathrm{R} 7=\frac{\mathrm{V}_{\mathrm{cs}}}{\mathrm{I}_{\mathrm{ppk}}}=\frac{1.2 \mathrm{~V}}{0.472 \mathrm{~A}}=2.54 \Omega \approx 2.2 \Omega
$$

The error amplifier function is provided by a TL431 on the secondary, connected to the primary side via an optoisolator, the MOC8102.

The voltage of the optoisolator collector node sets the peak current flowing through the power switch during each cycle. This pin will be connected to the feedback pin of the MC33364, which will directly set the peak current.

Starting on the secondary side of the power supply, assign the sense current through the voltage-sensing resistor divider to be approximately 0.25 mA . One can immediately calculate the value of the lower and upper resistor:

$$
\begin{aligned}
R_{\text {lower }} & =R 11=\frac{V_{\text {ref }}(T L 431)}{I_{\text {div }}}=\frac{2.5 \mathrm{~V}}{0.25 \mathrm{~mA}}=10 \mathrm{k} \\
\mathrm{R}_{\text {upper }} & =\mathrm{R} 10=\frac{\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {ref }}(\mathrm{TL431)}}{I_{\text {div }}} \\
& =\frac{6.0 \mathrm{~V}-2.5 \mathrm{~V}}{0.25 \mathrm{~mA}}=14 \mathrm{k}
\end{aligned}
$$

The value of the resistor that would provide the bias current through the optoisolator and the TL431 is set by the minimum operating current requirements of the TL431. This current is minimum 1.0 mA . Assign the maximum current through the branch to be 5 mA . That makes the bias resistor value equal to:

$$
\begin{aligned}
\mathrm{R}_{\text {bias }} & =\mathrm{R}_{\mathrm{S}}=\frac{\mathrm{V}_{\text {out }}-\left[\mathrm{V}_{\text {ref }}(\mathrm{TL} 431)+\mathrm{V}_{\mathrm{LED}}\right]}{\mathrm{I}_{\mathrm{LED}}} \\
& =\frac{6.0 \mathrm{~V}-[2.5 \mathrm{~V}+1.4 \mathrm{~V}]}{5.0 \mathrm{~mA}}=420 \Omega \approx 430 \Omega
\end{aligned}
$$

The MOC8102 has a typical current transfer ratio (CTR) of $100 \%$ with $25 \%$ tolerance. When the TL431 is full-on, 5 mA will be drawn from the transistor within the MOC8102. The transistor should be in saturated state at that time, so its collector resistor must be

$$
\mathrm{R}_{\text {collector }}=\frac{\mathrm{V}_{\text {ref }}-\mathrm{V}_{\text {sat }}}{\mathrm{I}_{\mathrm{LED}}}=\frac{5.0 \mathrm{~V}-0.3 \mathrm{~V}}{5.0 \mathrm{~mA}}=940 \Omega
$$

Since a resistor of 5.0 k is internally connected from the reference voltage to the feedback pin of the MC33364, the external resistor can have a higher value

$$
\begin{aligned}
R_{\text {ext }}=R 3=\frac{\left(R_{\text {int }}\right)\left(R_{\text {collector }}\right)}{\left(R_{\text {int }}\right)-\left(R_{\text {collector }}\right)} & =\frac{(5.0 k)(940)}{5.0 k-940} \\
& =1157 \Omega \approx 1200 \Omega
\end{aligned}
$$

This completes the design of the voltage feedback circuit.
In no load condition there is only a current flowing through the optoisolator diode and the voltage sense divider on the secondary side.

The load at that condition is given by:

$$
\begin{aligned}
R_{\text {noload }} & =\frac{V_{\text {out }}}{\left(\left(_{\text {LED }}+I_{\text {div }}\right)\right.} \\
& =\frac{6.0 \mathrm{~V}}{(5.0 \mathrm{~mA}+0.25 \mathrm{~mA})}=1143 \Omega
\end{aligned}
$$

The output filter pole at no load is:

$$
\begin{aligned}
f_{\text {ph }} & =\frac{1}{\left(2 \pi R_{\text {noload }} C_{\text {out }}\right)} \\
& =\frac{1}{(2 \pi)(1143)(300 \mu \mathrm{~F})}=0.46 \mathrm{~Hz}
\end{aligned}
$$

In heavy load condition the $\mathrm{I}_{\text {LED }}$ and $\mathrm{I}_{\text {div }}$ is negligible. The heavy load resistance is given by:

$$
R_{\text {heavy }}=\frac{V_{\text {out }}}{I_{\text {out }}}=\frac{6.0 \mathrm{~V}}{2.0 \mathrm{~A}}=3.0 \Omega
$$

The output filter pole at heavy load of this output is

$$
f_{p h}=\frac{1}{\left(2 \pi R_{\text {heavy }} C_{\text {out }}\right)}=\frac{1}{(2 \pi)(3)(300 \mu \mathrm{~F})}=177 \mathrm{~Hz}
$$

The gain exhibited by the open loop power supply at the high input voltage will be:

$$
\begin{aligned}
A=\frac{\left(V_{\text {in max }}-V_{\text {out }}\right)^{2} N s}{\left(\left(V_{\text {in max }}\right)\left(V_{\text {error }}\right)(N p)\right)} & =\frac{(382 \mathrm{~V}-6.0 \mathrm{~V})^{2}(7)}{(382 \mathrm{~V})(1.2 \mathrm{~V})(139)} \\
& =15.53=23.82 \mathrm{~dB}
\end{aligned}
$$

The maximum recommended bandwidth is approximately:

$$
\mathrm{f}_{\mathrm{C}}=\frac{\mathrm{fs} \min }{5}=\frac{70 \mathrm{kHz}}{5}=14 \mathrm{kHz}
$$

The gain needed by the error amplifier to achieve this bandwidth is calculated at the rated load because that yields the bandwidth condition, which is:

$$
\begin{aligned}
\mathrm{Gc}=20 \log \left(\frac{f_{\mathrm{C}}}{f_{\mathrm{ph}}}\right)-\mathrm{A}=20 \log \left(\frac{14 \mathrm{kHz}}{177}\right) & -23.82 \mathrm{~dB} \\
& =14.14 \mathrm{~dB}
\end{aligned}
$$

The gain in absolute terms is:

$$
A_{c}=10^{(\mathrm{Gc} / 20)}=10^{(14.14 / 20)}=5.1
$$

Now the compensation circuit elements can be calculated. The output resistance of the voltage sense divider is given by the parallel combination of resistors in the divider:

$$
\begin{gathered}
\mathrm{R}_{\mathrm{in}}=\mathrm{R}_{\text {upper }}\left\|\mathrm{R}_{\text {lower }}=10 \mathrm{k}\right\| 14 \mathrm{k}=5833 \Omega \\
\mathrm{R} 9=(\mathrm{Ac})\left(\mathrm{R}_{\mathrm{in}}\right)=29.75 \mathrm{k} \approx 30 \mathrm{k} \\
\mathrm{CB}=\frac{1}{\left[2 \pi\left(\mathrm{~A}_{\mathrm{C}}\right)\left(\mathrm{R}_{\mathrm{in}}\right)\left(\mathrm{f}_{\mathrm{C}}\right)\right]}=382 \mathrm{pF} \approx 390 \mathrm{pF}
\end{gathered}
$$

The compensation zero must be placed at or below the light load filter pole:

$$
\mathrm{C} 7=\frac{1}{\left[2 \pi(\mathrm{R} 9)\left(f_{\mathrm{pn}}\right)\right]}=11.63 \mu \mathrm{~F} \approx 10 \mu \mathrm{~F}
$$

## MC33364




Figure 13. Critical Conduction Mode Flyback Converter
CONVERTER TEST DATA

| Test | Conditions | Results |
| :--- | :--- | :--- |
| Line Regulation | $\mathrm{V}_{\text {in }}=120 \mathrm{VAC}$ to $240 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.8 \mathrm{~A}$ | $\Delta \mathrm{~V}=50 \mathrm{mV}$ |
| Load | $\mathrm{V}_{\text {in }}=120 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.2 \mathrm{~A}$ to 0.8 A | $\Delta \mathrm{~V}=40 \mathrm{mV}$ |
|  | $\mathrm{V}_{\text {in }}=240 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.2 \mathrm{~A}$ to 0.8 A | $\Delta \mathrm{~V}=40 \mathrm{mV}$ |
|  | $\mathrm{V}_{\text {in }}=120 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.8 \mathrm{~A}$ | $\Delta \mathrm{~V}=290 \mathrm{mV}$ |
|  | $\mathrm{V}_{\text {in }}=240 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.8 \mathrm{~A}$ | $\Delta \mathrm{~V}=24 \mathrm{mV}$ |
| Efficiency | $\mathrm{V}_{\text {in }}=120 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.8 \mathrm{~A}$ | $\eta=78.0 \%$ |
|  | $\mathrm{~V}_{\text {in }}=240 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.8 \mathrm{~A}$ | $\eta=79.4 \%$ |
| Power Factor | $\mathrm{V}_{\text {in }}=120 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.8 \mathrm{~A}$ | $\mathrm{Pf}=0.491$ |
|  | $\mathrm{~V}_{\text {in }}=240 \mathrm{VAC}, \mathrm{I}_{\text {out }}=0.8 \mathrm{~A}$ | $\mathrm{Pf}=0.505$ |



Ch1: 2.0V/div
$2.0 \mathrm{msec} / \mathrm{div}$
Ch2: $200 \mathrm{~mA} / \mathrm{div}$


Ch1: 2.0V/div $\quad 2.0 \mathrm{msec} / \mathrm{div}$
Ch2: 200mV/div
Figure 15. Load Regulation 240V


Figure 16. Universal Input Battery Charger


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
DATE 16 FEB 2011


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
7. 751-01 THRU 751-06 AR
STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

## GENERIC

MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
= Year
$\begin{array}{ll}\mathrm{W} & =\text { Work Week } \\ \text { - } & =\text { Pb-Free Package }\end{array}$
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $\mathrm{N} / \mathrm{C}$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
8. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR,
2. COLLECTOR, \#
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14
PIN 1. N-SOURCE
2. N-GATE
. P-SOURCE
P-GATE
5.DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT

SOURCE
SOURCE
SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
2. DRAIN, DIE
2. DRAIN, \#1
2. DRAIN, \#
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

ON Semiconductor and (0N) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.

SOIC-16 MINUS PINS 14, 15 CASE 751K-01 ISSUE 0

DATE 12/22/1993
SCALE 1:1


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE $0.127(0.005)$ TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM EXCESS OF THE D DIM
MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 9.80 | 10.00 | 0.368 | 0.393 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.054 | 0.068 |  |  |
| D | 0.35 | 0.49 | 0.014 | 0.019 |  |  |
| F | 0.40 | 1.25 | 0.016 | 0.049 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |  |  |
| K | 0.10 | 0.25 | 0.004 | 0.009 |  |  |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |  |  |
| P | 5.80 | 6.20 | 0.229 | 0.244 |  |  |
| R | 0.25 | 0.50 | 0.010 | 0.019 |  |  |

## MARKING <br> DIAGRAM

| Пחهח口 |  |
| :---: | :---: |
|  | xxxxxx |
|  | WLYWW |
|  | -பபபபப |

$$
\begin{array}{ll}
\text { XX } & =\text { Specific Device Code } \\
\text { A } & =\text { Assembly Location } \\
\text { WL } & =\text { Wafer Lot } \\
\text { Y } & =\text { Year } \\
\text { WW } & =\text { Work Week }
\end{array}
$$

| DOCUMENT NUMBER: | 98ASH70103A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-16 MINUS PINS 14,15 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for AC/DC Converters category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
BP5722A12 ICE3AR0680VJZ ICE3AR2280CJZ ICE3BR0680JZ ICE3BR2280JZ SEA01 FAN7621SSJX BP5011 BP5055-12 BP5718A12 ICE2QR4780Z NCP1124BP100G AP3983EP7-G1 ICE2QR4765 TEA19363T/1J AP3125CMKTR-G1 ICE3AR10080CJZ SC1076P065G $\underline{47132} 4722047225$ APR3415BMTR-G1 NCP1126BP100G HF500GP-40 TNY179PN ICE3AR10080JZXKLA1 BM2P0361-Z BM2P249Q-Z BM521Q25F-GE2 INN3164C-H107-TL HR1001CGS-P HR1001LGS-P BM2P131X-Z BM2P161X-Z BM2P181X-Z BM2P201X-Z BM2P241X-Z LNK576DG-TL INN3278C-H215-TL INN3278C-H217-TL INN3678C-H605-TL INN3947CQ-TL INN3073M-H606-TL INN4075C-H181-TL LNK3317D-TL INN4074C-H182-TL INN4075C-H182-TL LNK3316D-TL LNK3306D-TL LNK3307D-TL


[^0]:    ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

