## MC74AC374, MC74ACT374

## Octal D-Type Flip-Flop with 3-State Outputs

The MC74AC374/74ACT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock $(\mathrm{CP})$ and Output Enable $(\overline{\mathrm{OE}})$ are common to all flip-flops.

## Features

- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- See MC74AC273 for Reset Version
- See MC74AC377 for Clock Enable Version
- See MC74AC373 for Transparent Latch Version
- See MC74AC574 for Broadside Pinout Version
- See MC74AC564 for Broadside Pinout Version with Inverted Outputs
- 'ACT374 Has TTL Compatible Inputs
- These are $\mathrm{Pb}-$ Free Devices


Figure 1. Pinout: 20 Lead Packages Conductors
(Top View)

PIN ASSIGNMENT

| PIN | FUNCTION |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| $C P$ | Clock Pulse Input |
| $\overline{\text { OE }}$ | 3-State Output Enable Input |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3-State Outputs |

ON Semiconductor ${ }^{\circledR}$ www.onsemi.com


See general marking information in the device marking section on page 6 of this data sheet.

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.


Figure 2. Logic Symbol

TRUTH TABLE

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{n}}$ | CP | $\overline{\mathrm{OE}}$ | $\mathrm{O}_{\mathrm{n}}$ |
| H | J | L | H |
| L | J | L | L |
| X | X | H | Z |

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
Z = High Impedance
$\varsigma=$ LOW-to-HIGH Transition

## FUNCTIONAL DESCRIPTION

The MC74AC374/74ACT374 consists of eight edgetriggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{\mathrm{OE}})$ LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{\mathrm{OE}}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\mathrm{OE}}$ input does not affect the state of the flip-flops.


NOTE: That this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage (Referenced to GND) (Note 1) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| IIK | DC Input Diode Current | $\pm 20$ | mA |
| lok | DC Output Diode Current | $\pm 50$ | mA |
| Iout | DC Output Sink/Source Current | $\pm 50$ | mA |
| ICC | DC Supply Current, per Output Pin | $\pm 50$ | mA |
| $\mathrm{I}_{\text {GND }}$ | DC Ground Current, per Output Pin | $\pm 100$ | mA |
| TSTG | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead temperature, 1 mm from Case for 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature Under Bias | 140 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Note 2) $\begin{aligned} & \text { SOIC } \\ & \text { TSSOP }\end{aligned}$ | $\begin{gathered} \hline 65.8 \\ 110.7 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| MSL | Moisture Sensitivity | Level 1 |  |
| $\mathrm{F}_{\mathrm{R}}$ | Flammability Rating Oxygen Index: 30\%-35\% | UL 94 V-0 @ 0.125 in |  |
| $\mathrm{V}_{\text {ESD }}$ | ESD Withstand Voltage <br> Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5) | $\begin{aligned} & \hline>2000 \\ & >200 \\ & >1000 \end{aligned}$ | V |
| ILatchup | Latchup Performance Above $\mathrm{V}_{\text {CC }}$ and Below GND at $85^{\circ} \mathrm{C}$ (Note 6) | $\pm 100$ | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Iout absolute maximum rating must be observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
3. Tested to EIA/JESD22-A114-A.
4. Tested to EIA/JESD22-A115-A.
5. Tested to JESD22-C101-A.
6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 'AC | 2.0 | 5.0 | 6.0 | V |
|  |  | 'ACT | 4.5 | 5.0 | 5.5 |  |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | DC Input Voltage, Output Voltage (Ref. to GND) |  | 0 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs | V Cc @ 3.0 V | - | 150 | - | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{Cc}}$ @ 4.5 V | - | 40 | - |  |
|  |  | $\mathrm{V}_{\mathrm{Cc}}$ @ 5.5 V | - | 25 | - |  |
| $\mathrm{tr}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs | $\mathrm{V}_{\mathrm{Cc}} @ 4.5 \mathrm{~V}$ | - | 10 | - | $\mathrm{ns} / \mathrm{V}$ |
|  |  | V CC @ 5.5 V | - | 8.0 | - |  |
| $\mathrm{T}_{\text {A }}$ | Operating Ambient Temperature Range |  | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| IOH | Output Current - High |  | - | - | -24 | mA |
| l L | Output Current - Low |  | - | - | 24 | mA |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. $\mathrm{V}_{\text {IN }}$ from $30 \%$ to $70 \% \mathrm{~V}_{\mathrm{CC}}$; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. $\mathrm{V}_{\text {IN }}$ from 0.8 V to 2.0 V ; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) |  |  | 74AC | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 2.25 \\ 2.75 \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {CC }}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low Level Input Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 2.25 \\ 2.75 \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {CC }}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 2.99 \\ & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | V | IOUT $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 2.56 \\ & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{array}{\|cc} * \mathrm{~V}_{\mathrm{IN}}= & \mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & -12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OH}} & -24 \mathrm{~mA} \\ & -24 \mathrm{~mA} \end{array}$ |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.002 \\ & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V | IOUT $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 0.36 \\ & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{array}{\|ll} { }^{*} \mathrm{~V}_{\mathrm{IN}}= & \mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & 12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}} & 24 \mathrm{~mA} \\ & 24 \mathrm{~mA} \end{array}$ |
| IN | Maximum Input Leakage Current | 5.5 | - | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{cc}}, \mathrm{GND}$ |
| loz | Maximum 3-State Current | 5.5 | - | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{I}}(\mathrm{OE})=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \\ \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \\ \hline \end{array}$ |
| IoLD | $\dagger$ Minimum Dynamic Output Current | 5.5 | - | - | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IOHD |  | 5.5 | - | - | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent Supply Current | 5.5 | - | 8.0 | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |

[^0]AC CHARACTERISTICS (For Figures and Waveforms - See AND8277/D at www.onsemi.com)

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ <br> (V) | 74AC |  |  | 74AC |  | Unit | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{gathered} 60 \\ 100 \end{gathered}$ | $\begin{aligned} & 110 \\ & 155 \end{aligned}$ | - | $\begin{gathered} 60 \\ 100 \end{gathered}$ |  | MHz | 3-3 |
| $t_{\text {PLL }}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 11 \\ & 8.0 \end{aligned}$ | $\begin{gathered} 13.5 \\ 9.5 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 15.5 \\ & 10.5 \end{aligned}$ | ns | 3-6 |
| $t_{\text {PHL }}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 10 \\ & 7.0 \end{aligned}$ | $\begin{gathered} 12.5 \\ 9.0 \end{gathered}$ | $\begin{aligned} & 2.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 14 \\ & 10 \end{aligned}$ | ns | 3-6 |
| tpzH | Output Enable Time | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 7.0 \end{aligned}$ | $\begin{gathered} 11.5 \\ 8.5 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13 \\ & 9.5 \end{aligned}$ | ns | 3-7 |
| tpzL | Output Enable Time | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{gathered} 11.5 \\ 8.5 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 13 \\ & 9.5 \end{aligned}$ | ns | 3-8 |
| $t_{\text {PHZ }}$ | Output Disable Time | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 10.5 \\ 8.0 \end{gathered}$ | $\begin{gathered} 12.5 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 14.5 \\ & 12.5 \end{aligned}$ | ns | 3-7 |
| tpLz | Output Disable Time | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 6.5 \end{aligned}$ | $\begin{gathered} 11.5 \\ 8.5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 12.5 \\ 10 \\ \hline \end{gathered}$ | ns | 3-8 |

*Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$.
Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

AC OPERATING REQUIREMENTS

| Symbol | Parameter | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}{ }^{*} \\ & \text { (V) } \end{aligned}$ |  | AC | 74AC | Unit | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Minimum |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Setup Time, HIGH or LOW $D_{n} \text { to } C P$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 4.5 \end{aligned}$ | ns | 3-9 |
| $t_{\text {h }}$ | Hold Time, HIGH or LOW $D_{n} \text { to } C P$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{gathered} -1.0 \\ 0 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ | ns | 3-9 |
| $\mathrm{t}_{\mathrm{w}}$ | CP Pulse Width HIGH or LOW | $\begin{aligned} & 3.3 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 4.0 \\ 2.5 \\ \hline \end{array}$ | $\begin{aligned} & 5.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 4.5 \\ & \hline \end{aligned}$ | ns | 3-6 |

[^1]DC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) |  |  | 74ACT | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}= \\ -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| VIL | Maximum Low Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | V | IOUT $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}} \quad-24 \mathrm{~mA} \\ & \\ & \\ & -24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | lout $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}} \quad 24 \mathrm{~mA} \\ & 24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Maximum Input Leakage Current | 5.5 | - | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| $\Delta \mathrm{l}_{\text {CCT }}$ | Additional Max. ICC/Input | 5.5 | 0.6 | - | 1.5 | mA | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V}$ |
| loz | Maximum 3-State Current | 5.5 | - | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}(\mathrm{OE})=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, G N D \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \\ & \hline \end{aligned}$ |
| IoLD | $\dagger$ Minimum Dynamic Output Current | 5.5 | - | - | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IOHD |  | 5.5 | - | - | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| ICC | Maximum Quiescent Supply Current | 5.5 | - | 8.0 | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |

*All outputs loaded; thresholds on input associated with output under test.
$\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms - See AND8277/D at www.onsemi.com)

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}{ }^{*} \\ (\mathrm{~V}) \end{gathered}$ | 74ACT |  |  | 74ACT |  | Unit | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency | 5.0 | 100 | 160 | - | 90 | - | MHz | 3-3 |
| $t_{\text {PLH }}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | 5.0 | 2.0 | 8.5 | 10 | 2.0 | 11.5 | ns | 3-6 |
| $t_{\text {PHL }}$ | Propagation Delay CP to $\mathrm{O}_{\mathrm{n}}$ | 5.0 | 2.0 | 8.0 | 9.5 | 1.5 | 11 | ns | 3-6 |
| $t_{\text {PZH }}$ | Output Enable Time | 5.0 | 2.0 | 8.0 | 9.5 | 1.5 | 10.5 | ns | 3-7 |
| tpzL | Output Enable Time | 5.0 | 1.5 | 8.0 | 9.0 | 1.5 | 10.5 | ns | 3-8 |
| $t_{\text {PHZ }}$ | Output Disable Time | 5.0 | 1.5 | 8.5 | 11.5 | 1.0 | 12.5 | ns | 3-7 |
| tplz | Output Disable Time | 5.0 | 1.5 | 7.0 | 8.5 | 1.0 | 10 | ns | 3-8 |

*Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

AC OPERATING REQUIREMENTS（For Figures and Waveforms－See AND8277／D at www．onsemi．com）

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}{ }^{*} \\ (\mathrm{~V}) \end{gathered}$ |  |  | 74ACT | Unit | Fig． No． |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Minimum |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Setup Time，HIGH or LOW $D_{n} \text { to } C P$ | 5.0 | 1.0 | 5.0 | 5.5 | ns | 3－9 |
| $t_{\text {h }}$ | Hold Time，HIGH or LOW $D_{n} \text { to } C P$ | 5.0 | 0 | 1.5 | 1.5 | ns | 3－9 |
| $\mathrm{t}_{\mathrm{w}}$ | CP Pulse Width HIGH or LOW | 5.0 | 2.5 | 5.0 | 5.0 | ns | 3－6 |

＊Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ ．

CAPACITANCE

| Symbol | Parameter | Value <br> Typ | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 80 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

## MARKING DIAGRAMS

20日月月明日月月日


1 昭昭昭昭


1 晫晫晫



A＝Assembly Location
WL，L＝Wafer Lot
YY，$Y=$ Year
WW，W＝Work Week
G or •＝Pb－Free Package
（Note：Microdot may be in either location）

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :---: |
| MC74AC374DWG | SOIC-20 <br> (Pb-Free) | 38 Units / Rail |
| MC74AC374DWR2G | SOIC-20 <br> (Pb-Free) | $1000 /$ Tape \& Reel |
| MC74ACT374DWG | SOIC-20 <br> (Pb-Free) | 38 Units / Rail |
| MC74ACT374DWR2G | SOIC-20 <br> (Pb-Free) | $1000 /$ Tape \& Reel |
| MC74AC374DTR2G | TSSOP-20 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| MC74ACT374DTR2G | TSSOP-20 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


SCALE 1:1


NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES

PER ASME Y14.5M, 1994
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION PROTRUSION. ALLOWABLE PROTRUSION
SHALL BE 0.13 TOTAL IN EXCESS OF B SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  |
| :---: | ---: | ---: |
|  | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| $\mathbf{c}$ | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 BSC |  |
| H | 10.05 | 10.55 |
| $\mathbf{h}$ | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $7^{\circ}$ |

GENERIC
MARKING DIAGRAM*


| XXXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-20 WB | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

TSSOP-20 WB
CASE 948E
ISSUE D
DATE 17 FEB 2016

SCALE 2:1


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
CONTROLLING DIMENSION: MILLIMETER
2. DIMENSION A DOES NOT INCLUDE MOLD

FLASH, PROTRUSIONS OR GATE BURRS.
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NO
EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED $0.25(0.010)$ PER SIDE
5. DIMENSION K DOES NOT INCLUDE

DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC |  | 0.026 BSC |  |
| H | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BSC | 0.252 BSC |  |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |

GENERIC MARKING DIAGRAM* НРННННННН

|  | XXXX |
| :---: | :---: |
|  | XXXX |
|  | ALYW. |
| $\bigcirc$ | - |

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.
DIMENSIONS: MILLIMETERS

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for ON Semiconductor manufacturer:
Other Similar products are found below :
1.5SMC82AT3G 74LCX574WM STK621-068C-E KAF-0402-ABA-CD-B2 NBXSBA017LN1TAG KAF-3200-ABA-CP-B2 STK621-728S-

E AMIS30621AUA STK531U340A-E STK760-304-E FJAF6810DTU DBD250G STK621-713-E TIP115 LB11847-E
NBXHBA017LN1TAG LV8736V-MPB-H NCP694H12HT1G LA4631VC-XE CAT1025WI-25-G NDF04N60ZG-001 LA78040B-S-E NGTB30N120IHLWG LA6584M-MPB-E NVB60N06T4G LA6245P-CL-TLM-E STK621-043D-E BTA30H-600CW3G NBXHBA017LNHTAG P6SMB100AT3G NCP1129AP100G LV8406T-TLM-E MC100EL13DWG NGTB30N60SWG FW217A-TL-2WX FGPF4533 MC33201DG KA78L05AZTA KA378R33TU FST3126MX LV4904V-MPB-E STK672-400 SBM30-03-TR-E $\underline{\text { NCP1398BDR2G BTA25H-600CW3G LC89057W-VF4A-E NGB8206ANTF4G NB7VQ58MMNG CPH6531-TL-E NCP4683DSQ28T1G }}$


[^0]:    *All outputs loaded; thresholds on input associated with output under test.
    $\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.
    NOTE: $I_{\mathbb{I N}}$ and $I_{C C} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit @ $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$.

[^1]:    *Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$.
    Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

