Quad D Flip-Flop with Common Clock and Reset

High-Performance Silicon-Gate CMOS

The MC74HC175A is identical in pinout to the LS175. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of four D flip-flops with common Reset and Clock inputs, and separate D inputs. Reset (active-low) is asynchronous and occurs when a low level is applied to the Reset input. Information at a D input is transferred to the corresponding Q output on the next positive going edge of the Clock input.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity 166 FETs or 41.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 1. Pin Assignment




Figure 2. Logic Diagram

FUNCTION TABLE

| | Inputs | Outputs | | |
|-------|--------|---------|-----------|---|
| Reset | Clock | D | Q | Q |
| L | Х | Χ | L | Н |
| Н | _ | Н | Н | L |
| H | _ | L | L | Н |
| Н | L | Χ | No Change | |

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------------|-----------------------|-----------------------|
| MC74HC175ADG | SOIC-16 (Pb-Free) | 48 Units / Rail |
| MC74HC175ADR2G | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |
| MC74HC175ADTR2G | TSSOP-16 (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC175ADTR2G* | TSSOP-16 (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|--------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | - 0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | -0.5 to $V_{CC} + 0.5$ | V |
| V _{out} | DC Output Voltage (Referenced to GND) | -0.5 to $V_{CC} + 0.5$ | V |
| l _{in} | DC Input Current, per Pin | ± 20 | mA |
| l _{out} | DC Output Current, per Pin | ± 25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ± 50 | mA |
| P _D | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package) | 260 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating — SOIC Package: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|------------------------------------|--|---|-----------------|---------------------------|----|
| Vcc | DC Supply Voltage (Referenced to G | 2.0 | 6.0 | V | |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Refe | 0 | V _{CC} | V | |
| T _A | Operating Temperature, All Package | - 55 | + 125 | °C | |
| t _r , t _f | Input Rise and Fall Time (Figure 1) | $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$ | 0 0 0 | 1000 600 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Guaranteed Limit | | mit | |
|-----------------|---|---|--------------------------|----------------------------|----------------------------|----------------------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4.2 | 1.5 2.1 3.15 4 2 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 3.0 4.5 6.0 | 0.5 0.9 1.35 1.80 | 0.5 0.9 1.35 1.80 | 0.5 0.9 1.35 1.80 | V |
| V _{OH} | Minimum High-Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $\begin{split} V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}} & I_{\text{out}} \leq 2.4 \text{ mA} \\ I_{\text{out}} \leq 4.0 \text{ mA} \\ I_{\text{out}} \leq 5.2 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low–Level Output Voltage | $V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out} \le 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $\begin{split} V_{in} = V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4 \text{ mA} \\ I_{out} \leq 4.0 \text{ mA} \\ I_{out} \leq 5.2 \text{ mA} \end{split}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| I _{in} | Maximum Input Leakage Current | V _{in} = V _{CC} or GND | 6.0 | ± 0.1 | ± 1.0 | ± 1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 6.0 | 4 | 40 | 160 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (C $_L$ = 50 pF, Input $t_{\rm f}$ = $t_{\rm f}$ = 6 ns)

| | | | Gu | | | |
|--|--|--------------------------|-----------------------|------------------------|------------------------|------|
| Symbol | Parameter | | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 6 10 30 35 | 4.8 8.0 24 28 | 4 6 20 24 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 150 75 26 22 | 190 90 32 28 | 225 110 38 33 | ns |
| t _{PHL} | Maximum Propagation Delay, Reset to Q or Q (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 125 70 22 19 | 155 85 27 24 | 190 110 34 30 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 75 27 15 13 | 95 32 19 16 | 110 36 22 19 | ns |
| C _{in} | Maximum Input Capacitance | _ | 10 | 10 | 10 | pF |


| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|--|---|----|
| C_{PD} | Power Dissipation Capacitance (Per Flip-Flop)* | 35 | pF |

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

| | | | Gu | | | |
|---------------------------------|---|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | V _{CC} | – 55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| t _{su} | Minimum Setup Time, Data to Clock (Figure 3) | 2.0 3.0 4.5 6.0 | 100 45 20 17 | 125 65 25 21 | 150 85 30 26 | ns |
| t _h | Minimum Hold Time, Clock to Data (Figure 3) | 2.0 3.0 4.5 6.0 | 5 3 3 3 | 5 3 3 3 | 5 3 3 3 | ns |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Clock (Figure 2) | 2.0 3.0 4.5 6.0 | 100 45 20 17 | 125 65 25 21 | 150 85 30 26 | ns |
| t _w | Minimum Pulse Width, Clock (Figure 1) | 2.0 3.0 4.5 6.0 | 80 45 16 14 | 100 65 20 17 | 120 85 24 20 | ns |
| t _w | Minimum Pulse Width, Reset (Figure 2) | 2.0 3.0 4.5 6.0 | 80 45 16 14 | 100 65 20 17 | 120 85 24 20 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figure 1) | 2.0 3.0 4.5 6.0 | 1000 800 500 400 | 1000 800 500 400 | 1000 800 500 400 | ns |

SWITCHING WAVEFORMS






Figure 3.

Figure 4.





Figure 5.


TEST CIRCUIT




*Includes all probe and jig capacitance

Figure 6.

EXPANDED LOGIC DIAGRAM



MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIMETERS | | INCHES | | | |
|-----|-------------|-------|-----------|-------|--|--|
| DIM | MIN | MAX | MIN | MAX | | |
| Α | 9.80 | 10.00 | 0.386 | 0.393 | | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | | |
| C | 1.35 | 1.75 | 0.054 | 0.068 | | |
| D | 0.35 | 0.49 | 0.014 | 0.019 | | |
| F | 0.40 | 1.25 | 0.016 | 0.049 | | |
| G | 1.27 | BSC | 0.050 BSC | | | |
| J | 0.19 | 0.25 | 0.008 | 0.009 | | |
| K | 0.10 | 0.25 | 0.004 | 0.009 | | |
| M | 0° | 7° | 0° | 7° | | |
| P | 5.80 | 6.20 | 0.229 | 0.244 | | |
| R | 0.25 | 0.50 | 0.010 | 0.019 | | |

| STYLE 1: | | STYLE 2: | | STYLE 3: | | STYLE 4: | | | |
|----------|---------------|----------|---------------|----------|---------------------|----------|----------------|---|---|
| PIN 1. | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | COLLECTOR, DYE | #1 | |
| 2. | BASE | 2. | ANODE | 2. | BASE, #1 | 2. | COLLECTOR, #1 | | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER, #1 | 3. | COLLECTOR, #2 | | |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | COLLECTOR, #2 | | |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, #2 | 5. | COLLECTOR, #3 | | |
| 6. | BASE | 6. | NO CONNECTION | | BASE, #2 | 6. | COLLECTOR, #3 | | |
| 7. | COLLECTOR | 7. | ANODE | 7. | | 7. | COLLECTOR, #4 | | |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | COLLECTOR, #4 | | |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, #3 | 9. | BASE, #4 | | |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, #3 | 10. | EMITTER, #4 | | |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, #3 | 11. | BASE, #3 | | |
| 12. | EMITTER | 12. | CATHODE | 12. | COLLECTOR, #3 | 12. | EMITTER, #3 | | |
| 13. | BASE | 13. | CATHODE | 13. | COLLECTOR, #4 | 13. | BASE, #2 | OOL DEDING | COOTDONT |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | EMITTER, #2 | SOLDERING | FOOTPRINT |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | BASE, #1 | | 8X |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 | | i.40 — → |
| | | | | | | | | - 0 | .40 |
| STYLE 5: | | STYLE 6: | | STYLE 7: | | | | | 16X 1.12 |
| PIN 1. | DRAIN, DYE #1 | | CATHODE | PIN 1. | SOURCE N-CH | | | | 10% 1.12 |
| 2. | DRAIN, #1 | | CATHODE | 2. | COMMON DRAIN (OUTPU | Τ\ | | 1 | 16 |
| 3. | DRAIN, #2 | 3. | | 3. | COMMON DRAIN (OUTPU | | | , L . | '0 |
| 3. 4. | DRAIN, #2 | 3. 4. | CATHODE | 3. 4. | GATE P-CH | 1) | | - — | |
| 4. 5. | DRAIN, #2 | 4. 5. | CATHODE | 4. 5. | COMMON DRAIN (OUTPU | Τ\ | | , , , , , , , , , , , , , , , , , , , | |
| 5. 6. | DRAIN, #3 | 6. | CATHODE | 6. | COMMON DRAIN (OUTPU | | 16 | 5X 1 - | |
| 7. | DRAIN, #4 | 7. | CATHODE | 7. | COMMON DRAIN (OUTPU | | 0.5 | 58 | , L |
| 8. | DRAIN, #4 | 8. | CATHODE | 8. | SOURCE P-CH | •, | | | |
| 9. | GATE, #4 | 9. | ANODE | 9. | SOURCE P-CH | | | | |
| 10. | SOURCE, #4 | 10. | ANODE | 10. | COMMON DRAIN (OUTPU | T) | | | |
| 11. | GATE, #3 | 11. | | 11. | COMMON DRAIN (OUTPU | | | | |
| 12. | SOURCE, #3 | 12. | | 12. | COMMON DRAIN (OUTPU | | | | |
| 13. | GATE, #2 | 13. | | 13. | GATE N-CH | ., | | | |
| 14. | SOURCE, #2 | 14. | | 14. | COMMON DRAIN (OUTPU | T) | | | V PITCH |
| 15. | GATE, #1 | 15. | ANODE | 15. | COMMON DRAIN (OUTPU | | | | 1 <u>+=</u> 1_1 |
| 16. | SOURCE, #1 | | ANODE | 16. | SOURCE N-CH | ., | | | |
| | | | | | | | | □ 8 | 9 + - + - |
| | | | | | | | | | ~ |
| | | | | | | | | | ' |
| | | | | | | | | | DIMENSIONS: MILLIMETERS |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | SOIC-16 | | PAGE 1 OF 1 |

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

☐ 0.10 (0.004)

D


-T- SEATING PLANE





TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006




NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INC | HES | |
|-----|-------------|------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| C | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 BSC | | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 | |
| 7 | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| Ы | 6.40 | | 0.252 | BSC | |
| М | 0 ° | 8 ° | 0 ° | 8 ° | |

SOLDERING FOOTPRINT

G



GENERIC MARKING DIAGRAM*

168888888 XXXX XXXX **ALYW** 188888888

XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|---|-------------|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 |

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

NLV14027BDG NLX1G74MUTCG 703557B 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA

M38510/07106BFA NTE4598B 74LVC74APW-Q100J 74LCX16374MTDX 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM

74LVX74MTCX CD40174BF3A HMC723LC3CTR MM74HCT574MTCX 5962-8681501RA MM74HCT273WM SN74LVC74APW

SN74LVC74AD SN74HC273DWR MC74HC11ADG M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER

74VHCV374FT(BJ) 74VHCV574FT(BJ) SNJ54ALS574BJ SN74LVC74ADR SN74HC574PWR SN74HC374AN SN74AS574DWR

SN74ALS175NSR SN74HC175D SN74AC74D 74AHC1G79GV.125 74AHC74D.112 74HC112D.652 74HC574D.652 74HCT173D.652

74HCT374D.652 74AHC574D.118 74AHCT1G79GW.125 74HC273D.652 74HC74D.653 74HC107D.652 74HC574D.653