ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## MC74HCT245A

## Octal 3-State Noninverting Bus Transceiver with LSTTL Compatible Inputs High-Performance Silicon-Gate CMOS

The MC74HCT245A is identical in pinout to the LS245. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The MC74HCT245A is a 3-state noninverting transceiver that is used for 2-way asynchronous communication between data buses. The device has an active-low Output Enable pin, which is used to place the I/O ports into high-impedance states. The Direction control determines whether data flows from A to B or from B to A .

## Features

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 V to 5.5 V
- Low Input Current: $1.0 \mu \mathrm{~A}$
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 304 FETs or 76 Equivalent Gates
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


Figure 1. Logic Diagram

| Design Criteria | Value | Units |
| :--- | :---: | :---: |
| Internal Gate Count* | 76 | ea |
| Internal Gate Propagation Delay | 1.0 | ns |
| Internal Gate Power Dissipation | 5.0 | $\mu \mathrm{~W}$ |
| Speed Power Product | 0.005 | pJ |

*Equivalent to a two-input NAND gate.
FUNCTION TABLE

| Control Inputs |  | Operation |
| :---: | :---: | :--- |
| Output Enable | Direction |  |
| L | L |  |
| L | H | Data Transmitted from Bus A to Bus B |
| H | X | Buses Isolated (High-Impedance State) |

## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com


MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\text {out }}$ | DC Output Voltage (Referenced to GND) | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | DC Input Current, per Pin | $\pm 20$ | mA |
| $\mathrm{I}_{\text {out }}$ | DC Output Current, per Pin | $\pm 35$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 75$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air, PDIP <br> SOIC Packaget <br> TSSOP Packaget | 750 | mW |
|  | 500 <br> 450 |  |  |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Secs <br> (PDIP, SOIC, SSOP or TSSOP Package) | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
$\dagger$ Derating - Plastic DIP: $-10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
SOIC Package: $-7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$
TSSOP Package: $-6.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ}$ to $125^{\circ} \mathrm{C}$

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage (Referenced to GND) | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | DC Input Voltage, Output Voltage <br> (Referenced to GND) | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time (Figure 1) | 0 | 500 | ns |

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| Symbol | Parameter | Test Conditions | $\mathrm{V}_{\mathrm{cc}}$ <br> V | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} -55 \text { to } \\ 25^{\circ} \mathrm{C} \end{gathered}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High-Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \mathrm{l}_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low-Level Input Voltage | $\begin{aligned} & \mathrm{V}_{\text {out }}=0.1 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \\ & \left.\right\|_{\text {lout }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mid l_{\text {out }} \leq 20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | V |
|  |  | $\begin{aligned} & V_{\text {in }}=V_{1 H} \text { or } V_{\text {IL }} \\ & \mid l_{\text {out }} \leq 6.0 \mathrm{~mA} \end{aligned}$ | 4.5 | 3.98 | 3.84 | 3.7 |  |
| $\mathrm{V}_{\text {OL }}$ | Maximum Low-Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }} \\ & \left\|\mathrm{I}_{\text {out }}\right\| \leq 20 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | V |
|  |  | $\begin{aligned} & V_{\text {in }}=V_{1 H} \text { or } V_{1 L} \\ & \mid l_{\text {lout }} \leq 6.0 \mathrm{~mA} \end{aligned}$ | 4.5 | 0.26 | 0.33 | 0.4 |  |
| $\mathrm{l}_{\text {in }}$ | Maximum Input Leakage Current | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ or GND, Pins 1 or 19 | 5.5 | $\pm 0.1$ | $\pm 1.0$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent Supply Current (per Package) | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \\ & \mathrm{l}_{\text {out }}=0 \mu \mathrm{~A} \end{aligned}$ | 5.5 | 4.0 | 40 | 160 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Oz }}$ | Maximum Three-State Leakage Current | Output in High-Impedance State <br> $V_{\text {in }}=V_{\text {IL }}$ or $V_{\text {IH }}$ <br> $V_{\text {out }}=V_{C C}$ or GND, I/O Pins | 5.5 | $\pm 0.5$ | $\pm 5.0$ | $\pm 10$ | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }}$ | Additional Quiescent Supply Current | $\begin{aligned} & V_{\text {in }}=2.4 \mathrm{~V} \text {, Any One Input } \\ & V_{\text {in }}=V_{C C} \text { or GND, Other Inputs } \\ & I_{\text {out }}=0 \mu \mathrm{~A} \end{aligned}$ | 5.5 | $\geq-55^{\circ}$ 2.9 | $25^{\circ}$ | to $125^{\circ} \mathrm{C}$ | mA |

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \operatorname{Input} \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6.0 \mathrm{~ns}\right)$

| Symbol | Parameter | Guaranteed Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} -55 \text { to } \\ 25^{\circ} \mathrm{C} \end{gathered}$ | $\leq 85^{\circ} \mathrm{C}$ | $\leq 125^{\circ} \mathrm{C}$ |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}}, \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Maximum Propagation Delay, A to B or B to A (Figures 2 and 4) | 22 | 28 | 33 | ns |
| $\begin{aligned} & \text { tpLZ, } \\ & \text { tpHz } \end{aligned}$ | Maximum Propagation Delay, Direction or Output Enable to A or B (Figures 3 and 5) | 30 | 36 | 42 | ns |
| $\begin{aligned} & \text { tpzL, } \\ & \text { tpzH }^{\text {ten }} \end{aligned}$ | Maximum Propagation Delay, Output Enable to A or 8 (Figures 3 and 5) | 30 | 36 | 42 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{T} \mathrm{LH}}, \\ & \mathrm{t}_{\mathrm{TH}}, \end{aligned}$ | Maximum Output Transition Time. any Output (Figures 2 and 4) | 12 | 15 | 18 | ns |
| $\mathrm{C}_{\text {in }}$ | Maximum Input Capacitance (Pin 1 or 19) | 10 | 10 | 10 | pF |
| $\mathrm{C}_{\text {out }}$ | Maximum Three-State I/O Capacitance, (I/O in High-Impedance State) | 15 | 15 | 15 | pF |


|  |  | Typical @ 25 |
| :--- | :--- | :---: | :---: |
|  | ${ }^{\circ} \mathbf{C}, \mathbf{\mathbf { V } _ { \mathbf { C C } } = \mathbf { 5 . 0 } \mathbf { V }}$ |  |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance (Per Enabled Output)* | $\mathbf{p F}$ |

*Used to determine the no-load dynamic power consumption: $P_{D}=C_{P D} V_{C C}{ }^{2 f}+I_{C C} V_{C C}$.

## SWITCHING WAVEFORMS



Figure 2.


Figure 3.


Figure 5. Test Circuit


Figure 6. Expanded Logic Diagram

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC74HCT245ANG | PDIP－20 <br> （Pb－Free） | 18 Units／Rail |
| MC74HCT245ADWG | SOIC－20 <br> （Pb－Free） | 38 Units／Rail |
| MC74HCT245ADWR2G | SOIC－20 <br> （Pb－Free） | $1000 /$ Tape \＆Reel |
| MC74HCT245ADTG | TSSOP－20＊ | 75 Units／Rail |
| MC74HCT245ADTR2G | TSSOP－20＊ | $2500 /$ Tape \＆Reel |
| MC74HCT245AFELG | SOEIAJ－20 <br> （Pb－Free） | 2000 ／Tape \＆Reel |

$\dagger$ For information on tape and reel specifications，including part orientation and tape sizes，please refer to our Tape and Reel Packaging Specifications Brochure，BRD8011／D．
＊These packages are inherently Pb －Free．

## MARKING DIAGRAMS

PDIP－20
SOIC－20W
20日月日月月日日月日



## 20 HABABABHA



A＝Assembly Location
WL，L＝Wafer Lot
$Y Y, Y=$ Year
WW，W＝Work Week
G or • $\quad=\mathrm{Pb}$－Free Package
（Note：Microdot may be in either location）

## PACKAGE DIMENSIONS

PDIP-20<br>N SUFFIX<br>PLASTIC DIP PACKAGE<br>CASE 738-03<br>ISSUE E



SOIC-20W
DW SUFFIX
CASE 751D-05
ISSUE G


NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL
CIMENSION

|  | MILLIMETERS |  |
| :---: | ---: | ---: |
| DIM | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| B | 0.35 | 0.49 |
| C | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 |  |
| BSC |  |  |
| H | 10.05 | 10.55 |
| $\mathbf{h}$ | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $7^{\circ}$ |

## MC74HCT245A

## PACKAGE DIMENSIONS

TSSOP-20
DT SUFFIX
CASE 948E-02
ISSUE C


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION

MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE

MOLD FLASH, PROTRUSIONS OR GATE
BURRS. MOLD FLASH OR GATE BURRS
SHALL NOT EXCEED 0.15 (0.006) PER SIDE
4. DIMENSION B DOES NOT INCLUDE iNTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE
5. DIMENSION K DOES NOT INCLUDE
5. DIMENSION K DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE

DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08
(0.003) TOTAL IN EXCESS OF THE K

DIMENSION AT MAXIMUM MATERIAL
CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | -- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | 0.016 BSC |  |  |
| H | 0.02 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.007 |
| L | 6.40 BSC |  | 0.252 BSC |  |
| M | $0^{\circ}$ |  |  | $8^{\circ}$ |

SOLDERING FOOTPRINT


## MC74HCT245A

## PACKAGE DIMENSIONS



[^1]
## PUBLICATION ORDERING INFORMATION

## ITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Bus Transceivers category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
74LS645N PI74LVCC3245AS 5962-8683401DA 5962-8968201LA 5962-8953501KA 5962-86834012A 5962-7802002MFA TC74VCX164245(EL,F MC74LCX245MNTWG TC7WPB8306L8X,LF(S 74LVX245MTC 74ALVC16245MTDX 74LCXR162245MTX 74LVXC3245MTCX 74VHC245M 74VHC245MX JM38510/65553BRA FXL2TD245L10X 74LVC1T45GM,115 74LVC245ADTR2G TC74AC245P(F) SNJ54LS245FK 74LVT245BBT20-13 74AHC245D. 112 74AHCT245D. 112 SN74LVCH16952ADGGR
CY74FCT16245TPVCT 74AHCT245PW. 118 74LV245DB. 118 74LV245D. 112 74LV245PW. 112 74LVC2245APW. 112 74LVCH245AD. 112 SN75138NSR AP54RHC506ELT-R AP54RHC506BLT-R 74LVCR162245ZQLR SN74LVCR16245AZQLR MC100EP16MNR4G MC100LVEP16MNR4G 714100R 74HCT643N MC100EP16DTR2G 5962-9221403MRA 74ALVC164245PAG 74FCT16245ATPAG 74FCT16245ATPVG 74FCT16245ETPAG 74FCT245CTSOG 74LVC162245APAG8


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

[^1]:    ON Semiconductor and 10 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

