# 8-Bit Shift Register with Output Register

The MC74LV594A is an 8-bit shift register designed for 2 V to 6.0 V V $_{CC}$  operation. The device contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear ( $\overline{RCLR}$ ,  $\overline{SRCLR}$ ) inputs are provided on the shift and storage registers. A serial output ( $Q_{H^*}$ ) is provided for cascading purposes.

The shift-register (SRCLK) and storage-register (RCLK) clocks are positive-edge triggered. If the clocks are tied together, the shift register always is one clock pulse ahead of the storage register.


#### **Features**

- 2.0 V to 6.0 V V<sub>CC</sub> Operation
- Low Input Current: 1.0 μA
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Shift and Storage Registers
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



#### ON Semiconductor®

www.onsemi.com




A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

## **FUNCTION TABLE**

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION
Х	Х	L	Х	Х	Shift register is cleared.
L	1	Н	Х	Х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.
L	<b>1</b>	Н	Х	Х	Shift register state is not changed.
Х	Х	X	X	L	Storage register is cleared.
Х	Х	Х	1	Н	Shift register data is stored in the storage register.
Х	Х	Х	$\downarrow$	Н	Storage register state is not changed.




Figure 1. Logic Diagram




Figure 2. Timing Diagram

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LV594ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74LV594ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
VI	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
Vo	DC Output Voltage Active Mode (Note 1)	$-0.5$ to $V_{CC} + 0.5$	V
	High Impedance or Power-Off Mode	-0.5 to +7.0	
I <sub>IK</sub>	DC Input Clamp Current	±20	mA
I <sub>OK</sub>	DC Output Clamp Current	±35	mA
I <sub>IN</sub>	DC Input Current	±20	mA
IO	DC Output Source / Sink Current	±35	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±75	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±75	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction temperature under Bias	+150	°C
$\theta_{JA}$	Thermal Resistance SOIC TSSOP	112 148	°C
P <sub>D</sub>	Power Dissipation in Still Air at SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%	UL-94-VO (0.125 in)	
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 3000 >400 N/A	V
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 5)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1.  $I_{O}$  absolute maximum rating must be observed.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- Tested to JESD22-C101-A.
   Tested to EIA/JESD78.

### **RECOMMENDED OPERATING CONDITIONS (Note 6)**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
VI	DC Input Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
Vo	DC Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free–Air Temperature	<b>-</b> 55	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate $V_{CC}$ = 2.0 V $V_{CC}$ = 4.5 V $V_{CC}$ = 6.0 V	0 0 0	1000 500 400	nS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

#### DC ELECTRICAL CHARACTERISTICS

					Guaranteed Limits						
				T <sub>A</sub> = 25°C			T <sub>A</sub> = -55°	C to 125°C			
Symbol	Parameter	Conditions	V <sub>CC</sub> , (V)	Min	Тур	Max	Min	Max	Unit		
	Minimum		2.0	1.5			1.5				
$V_{IH}$	High-Level In- put Voltage		2.3 – 6.0	0.7 x V <sub>CC</sub>			0.7 x V <sub>CC</sub>		V		
.,	Maximum		2.0			0.5		0.5	.,		
$V_{IL}$	Low-Level In- put Voltage		2.3 – 6.0			0.3 x V <sub>CC</sub>		0.3 x V <sub>CC</sub>	V		
		$V_{IN} = V_{IH}$ or $V_{IL}$									
	Minimum High-Level Output Voltage	I <sub>oH</sub> = -50 μA	2.0 – 6.0	V <sub>CC</sub> - 0.1			V <sub>CC</sub> – 0.1				
$V_{OH}$		I <sub>oH</sub> = -2 mA	2.3	2			2		V		
		I <sub>oH</sub> = -6 mA	3.0	2.48			2.48				
		I <sub>oH</sub> = -12 mA	4.5	3.8			3.8				
		$V_{IN} = V_{IH}$ or $V_{IL}$									
	Maximum	I <sub>oH</sub> = 50 μA	2.0 – 6.0			0.1		0.1			
$V_{OL}$	Low-Level	I <sub>oH</sub> = 2 mA	2.3			0.4		0.4	V		
	Output Voltage	I <sub>oH</sub> = 6 mA	3.0			0.44		0.44			
		I <sub>oH</sub> = 12 mA	4.5			0.55		0.55			
I <sub>IN</sub>	Maximum In- put Leakage Current	V <sub>I</sub> = V <sub>CC</sub> or GND	6.0		±0.1		±1		μΑ		
I <sub>CC</sub>	Maximum Sup- ply Current	$V_I = V_{CC}$ or GND, $I_O = 0$ A	6.0			8.0		80	μΑ		
Cı	Input Capacit- ance	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3		3.5				pF		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## TIMING SPECIFICATIONS (See Figure 3)

				T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C to 125°C		
Symbol	Parameter	Conditions	V <sub>CC</sub> , (V)	Min	Max	Min	Min Max	
t <sub>W</sub>	Pulse Duration	RCLK or SRCLK	2.3 – 2.7	7		7.5		ns
		High or Low	3.0 – 3.6	5.5		5.5		
			4.5 – 5.5	5		5		
		RCLR or SRCLR Low	2.3 – 2.7	6		6.5		
			3.0 – 3.6	5		5		
			4.5 – 5.5	5.2		5.2		
			2.3 – 2.7	5.5		5.5		
	SER before SRCLK↑	3.0 – 3.6	3.5		3.5			
			4.5 – 5.5	3		3		
			2.3 – 2.7	8		9		
		SRCLK↑ before RCLK↑	3.0 – 3.6	8		8.5		
			4.5 – 5.5	5		5		
		SRCLR Low before RCLK↑	2.3 – 2.7	8.5		9.5		
$t_{SU}$	Setup Time	RCLK	3.0 – 3.6	8		9		ns
			4.5 – 5.5	5		5		
		SRCLR High (Inactive) before	2.3 – 2.7	6		6.8		
		SRCLK1	3.0 – 3.6	4.2		4.8		
			4.5 – 5.5	2.9		3.3		
		RCLR High (Inactive) before RCLK↑	2.3 – 2.7	6.7		7.6		
		Delore RCLK	3.0 – 3.6	4.6		5.3		1
			4.5 – 5.5	3.2		3.7		
_			2.3 – 2.7	1.5		1.5		
$t_{H}$	Hold Time	SER after SRCLK↑	3.0 – 3.6	1.5		1.5		ns
			4.5 – 5.5	2		2		

## AC CHARACTERISTICS (See Figure 3)

						Gua	ranteed Li	mits		
		Load Condi-				T <sub>A</sub> = 25°C	;		55°C to 5°C	
Symbol	Paraeter	tions	Input to Output	V <sub>CC</sub> , (V)	Min	Тур	Max	Min	Max	Unit
				2.3 – 2.7	65	80		45		
		C <sub>L</sub> = 15 pF		3.0 – 3.6	80	120		70		
				4.5 – 5.5	135	170		115		1
$f_{MAX}$				2.3 – 2.7	50	51		40		MHz
		C <sub>L</sub> = 50 pF		3.0 – 3.6	70	74		55		1
				4.5 – 5.5	115	120		90		1
				2.3 – 2.7			27.5	1	32.5	
			RCLK to Q <sub>A</sub> –Q <sub>H</sub>	3.0 – 3.6			18	1	22.5	1
		0 455	~A ~H	4.5 – 5.5			12	1	15	1
		$C_L = 15 pF$		2.3 – 2.7			27.5	1	32	1
			SRCLK to Q <sub>H</sub>	3.0 – 3.6			18	1	22	1
Propagation			4.5 – 5.5			12.5	1	12	1	
t <sub>PLH</sub>	H Delay Low to High			2.3 – 2.7		22.1	25.0	1	30.0	- ns
			RCLK to Q <sub>A</sub> -Q <sub>H</sub>	3.0 – 3.6		15.6	17.5	1	21.0	
		0 50 - 5	QA QH	4.5 – 5.5		11.5	12.5	1	15.5	
	$C_L = 50 pF$		2.3 – 2.7		21.6	25.5	1	29.5		
			SRCLK to QH'	3.0 – 3.6		15.2	18.0	1	21.0	
				4.5 – 5.5		10.9	12.5	1	15.0	
				2.3 – 2.7			23	1	27.5	
			RCLK to Q <sub>A</sub> -Q <sub>H</sub>	3.0 – 3.6			15.5	1	19	
			₩A WH	4.5 – 5.5			11	1	14	
				2.3 – 2.7			23.5	1	27	- - - -
			SRCLK to Q <sub>H</sub>	3.0 – 3.6			16	1	19	
		0 45 5		4.5 – 5.5			11	1	13.5	
		$C_L = 15  pF$		2.3 – 2.7			20.5	1	25	
			RCLR to Q <sub>A</sub> -Q <sub>H</sub>	3.0 – 3.6			14.5	1	17.5	
			-A -H	4.5 – 5.5			10	1	12	
				2.3 – 2.7				1	23	
			SRCLR to Q <sub>H</sub>	3.0 – 3.6			13	1	16	
	Propagation			4.5 – 5.5			9	1	11	1
t <sub>PHL</sub>	Delay High to Low			2.3 – 2.7		19.7	23.0	1	27.0	ns
			RCLK to Q <sub>A</sub> -Q <sub>H</sub>	3.0 – 3.6		14.0	16.5	1	19.5	
			-A -H	4.5 – 5.5		10.1	11.5	1	13.5	
				2.3 – 2.7		18.4	21.5	1	25.0	
			SRCLK to Q <sub>H</sub>	3.0 – 3.6		13.1	15.0	1	18.0	1
		0 50 5		4.5 – 5.5		9.0	10.5	1	12.5	1
		$C_L = 50 pF$		2.3 – 2.7		25.7	30.0	1	35.0	1
			RCLR to Q₄–Q⊔	3.0 – 3.6		17.6	20.0	1	24.5	1
	ĺ		Q <sub>A</sub> –Q <sub>H</sub>	4.5 – 5.5		12.2	13.5	1	17.0	1
	ĺ			2.3 – 2.7		25.3	30.0	1	34	1
	ĺ	SRCLR	SRCLR to Q <sub>H</sub>	3.0 – 3.6		17.3	20.0	1	24.0	1
				4.5 – 5.5		11.9	14.0	1	16.5	1


## NOISE CHARACTERISTICS, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>OL(P)</sub>	Quiet Output, Maximum Dynamic V <sub>OL</sub>		0.8	8.0	V
V <sub>OL(V)</sub>	Quiet Output, Minimum Dynamic V <sub>OL</sub>		-0.1	-0.8	V
V <sub>OH(V)</sub>	Quiet Output, Minimum Dynamic V <sub>OH</sub>		2.8		V
V <sub>IH(D)</sub>	High-Level Dynamic Input Voltage	2.31			V
V <sub>IL(D)</sub>	Low-Level Dynamic Input Voltage			0.99	V

## POWER DISSIPATION CHARACTERISTICS, $T_A = 25^{\circ}C$

Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	Тур	Unit
C <sub>PD</sub>	Power Dissipation Capacitance	f = 10 MHz	3.3	93	pF
			5	112	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z $_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  3 ns.  $t_{f} \leq$  3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

# **MECHANICAL CASE OUTLINE**



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050	BSC	
7	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	#1	
2.			ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR			8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.		12.			
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DEDING	FOOTPRINT
14.			NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDERING	FOOTFRINT
15.	EMITTER		ANODE	15.	EMITTER, #4	15.	BASE, #1	8	ЗX
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	<b>-</b> 6	.40 ────
								-	-
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 <
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				,
2.	DRAIN. #1		CATHODE	2.	COMMON DRAIN (OUTPUT	)		. 🗀 1	16
3.	DRAIN, #2		CATHODE	3.	COMMON DRAIN (OUTPUT			<b>,</b>	'' 🖳
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,			
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	)	16	5X <b>T</b>	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.5		' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT		0.0		
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			¦
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT	)			▼ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u>+-+</u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH	,			
	- /							□ 8	9 + - + -
								•	,
									BINENIOLONIO MILLINETTE
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repositon Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-16		PAGE 1 OF 1				

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

☐ 0.10 (0.004)

D


-T- SEATING PLANE





TSSOP-16 CASE 948F-01 ISSUE B

**DATE 19 OCT 2006** 




#### NOTES

- JIES:
  DIMENSIONING AND TOLERANCING PER
  ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD
  FLASH. PROTRUSIONS OR GATE BURRS.
  MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.18	0.28	0.007	0.011
7	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC 0.252 BSC		BSC	
М	0 °	8°	0 °	8 °

#### **SOLDERING FOOTPRINT**

G



#### **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

**DETAIL E** 

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

74HC165N 74HC195N CD4031BE CD4034BE NLV74HC165ADTR2G 5962-9172201M2A MC74HC597ADG MC100EP142MNG
MC100EP016AMNG 5962-9172201MFA TC74HC165AP(F) NTE4517B MC74LV594ADR2G 74HCT4094D-Q100J 74HCT595D,118
TPIC6C595PWG4 74VHC164MTCX CD74HC195M96 NLV74HC165ADR2G NPIC6C596ADJ NPIC6C596D-Q100,11 74HC164T14-13
STPIC6D595MTR 74HC164D.653 74HC164D.652 74HCT164D.652 74HCT164D.653 74HC4094D.653 74VHC4020FT(BJ)
74HC194D,653 74HCT164DB.118 74HCT4094D.112 74LV164DB.112 74LVC594AD.112 HEF4094BT.653 74VHC164FT(BE)
74HCT594DB.112 74HCT597DB.112 74LV164D.112 74LV165D.112 74LV4094D.112 74LV4094PW.112 CD74HC165M 74AHC594T1613 74AHCT595T16-13 74HC164S14-13 74HC595S16-13 74AHCT595S16-13 74AHC595S16-13 74HC594S16-13