## MC74LVX573

## Octal D-Type Latch with 3-State Outputs

## With 5 V-Tolerant Inputs

The MC74LVX573 is an advanced high speed CMOS octal latch with 3 -state outputs. The inputs tolerate voltages up to 7.0 V , allowing the interface of 5.0 V systems to 3.0 V systems.

This 8-bit D-type latch is controlled by a latch enable input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

## Features

- High Speed: $\mathrm{t}_{\mathrm{PD}}=6.4 \mathrm{~ns}(\mathrm{Typ})$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$
- Low Power Dissipation: $\mathrm{I}_{\mathrm{CC}}=4 \mu \mathrm{~A}(\mathrm{Max})$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise: V ${ }_{\text {OLP }}=0.8 \mathrm{~V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model > 2000 V;

Machine Model > 200 V

- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


PIN ASSIGNMENT


MARKING DIAGRAMS


SOIC-20
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

## MC74LVX573



Figure 1. Logic Diagram

Table 1. PIN NAMES

| Pins | Function |
| :---: | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input |
| LE | Latch Enable Input |
| D0-D7 | Data Inputs |
| O0-O7 | 3-State Latch Outputs |


| INPUTS |  |  | OUTPUTS | OPERATING MODE |
| :---: | :---: | :---: | :---: | :---: |
| OE | LE | Dn | On |  |
| $\overline{\mathrm{L}}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | Transparent (Latch Disabled); Read Latch |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \bar{L} \\ & L \end{aligned}$ | $\begin{gathered} \mathrm{n} \\ \mathrm{l} \end{gathered}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | Latched (Latch Enabled) Read Latch |
| L | L | X | NC | Hold; Read Latch |
| H | L | X | Z | Hold; Disabled Outputs |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \hline Z \\ & Z \end{aligned}$ | Transparent (Latch Disabled); Disabled Outputs |
| $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\bar{L}$ | $\overline{\mathrm{h}}$ | $\bar{z}$ | Latched (Latch Enabled); Disabled Outputs |

$\mathrm{H}=$ High Voltage Level; $\mathrm{h}=$ High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; NC = No Change, State Prior to the Latch Enable High-to-Low Transition; X = High or Low Voltage Level or Transitions are Acceptable; Z = High Impedance State; For Icc Reasons DO NOT FLOAT Inputs.

## MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {out }}$ | DC Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input Diode Current | -20 | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | Output Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\text {out }}$ | DC Output Current, per Pin | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | DC Supply Current, $\mathrm{V}_{\mathrm{CC}}$ and GND Pins | $\pm 75$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | 180 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | 2.0 | 3.6 | V |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage | 0 | 5.5 | V |
| $\mathrm{~V}_{\text {out }}$ | DC Output Voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, All Package Types | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input Rise and Fall Time | 0 | 100 | $\mathrm{~ns} / \mathrm{V}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | $\stackrel{\mathrm{v}_{\mathrm{cc}}}{\mathrm{~V}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & \hline 1.5 \\ & 2.0 \\ & 2.4 \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 2.0 \\ & 2.4 \end{aligned}$ |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-Level Input Voltage |  | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 3.6 \end{aligned}$ |  |  | $\begin{aligned} & \hline 0.5 \\ & 0.8 \\ & 0.8 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 0.8 \\ & 0.8 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage $\left(\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IH}}\right.$ or $\left.\mathrm{V}_{\mathrm{IL}}\right)$ | $\begin{aligned} & I_{\mathrm{OH}}=-50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{gathered} \hline 1.9 \\ 2.9 \\ 2.58 \end{gathered}$ | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ |  | $\begin{gathered} \hline 1.9 \\ 2.9 \\ 2.48 \end{gathered}$ |  | V |
| VoL | Low-Level Output Voltage $\left(V_{\text {in }}=V_{I H}\right.$ or $\left.V_{\text {IL }}\right)$ | $\begin{aligned} & \hline \mathrm{IOL}=50 \mu \mathrm{~A} \\ & \mathrm{l}=50 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{gathered} \hline 0.1 \\ 0.1 \\ 0.36 \end{gathered}$ |  | $\begin{gathered} \hline 0.1 \\ 0.1 \\ 0.44 \end{gathered}$ | V |
| $\mathrm{l}_{\text {in }}$ | Input Leakage Current | $\mathrm{V}_{\text {in }}=5.5 \mathrm{~V}$ or GND | 3.6 |  |  | $\pm 0.1$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{0}$ | Maximum 3-State Leakage Current | $\begin{aligned} & \mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\text {IH }} \\ & \mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D \end{aligned}$ | 3.6 |  |  | $\begin{gathered} \pm 0.2 \\ 5 \end{gathered}$ |  | $\pm 2.5$ | $\mu \mathrm{A}$ |
| ICC | Quiescent Supply Current | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ or GND | 3.6 |  |  | 4.0 |  | 40.0 | $\mu \mathrm{A}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (Input $t_{r}=t_{f}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \text { tpLH, } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay LE to O | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} 8.2 \\ 10.7 \end{gathered}$ | $\begin{aligned} & 15.6 \\ & 19.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 18.5 \\ & 22.0 \end{aligned}$ | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 6.4 \\ & 8.9 \end{aligned}$ | $\begin{aligned} & 10.1 \\ & 13.6 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 15.5 \end{aligned}$ |  |
| $\begin{aligned} & \text { tpLH, } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay D to 0 | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} 7.6 \\ 10.1 \end{gathered}$ | $\begin{aligned} & 14.5 \\ & 18.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 17.5 \\ & 21.0 \end{aligned}$ | ns |
|  |  | $\mathrm{V}_{C C}=3.3 \pm 0.3 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 5.9 \\ & 8.4 \end{aligned}$ | $\begin{gathered} 9.3 \\ 12.8 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 11.0 \\ & 14.5 \end{aligned}$ |  |
| $\begin{aligned} & \text { tpzL, } \\ & \text { tpzH }^{2} \end{aligned}$ | Output Enable Time OE to O | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \hline 7.8 \\ 10.3 \end{gathered}$ | $\begin{aligned} & 15.0 \\ & 18.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 18.5 \\ & 22.0 \end{aligned}$ | ns |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & \hline 6.1 \\ & 8.6 \end{aligned}$ | $\begin{gathered} \hline 9.7 \\ 13.2 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 15.5 \end{aligned}$ |  |
| $\begin{aligned} & \text { tpLZ, } \\ & \text { tpHZ } \end{aligned}$ | Output Disable Time OE to O | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 12.1 | 19.1 | 1.0 | 22.0 | ns |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 10.1 | 13.6 | 1.0 | 15.5 |  |
| toshl tosth | Output-to-Output Skew (Note 1) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | ns |

[^0]
## MC74LVX573

CAPACITIVE CHARACTERISTICS

| Symbol | Parameter | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance |  | 4 | 10 |  | 10 | pF |
| $\mathrm{C}_{\text {out }}$ | Maximum 3-State Output Capacitance |  | 6 |  |  |  | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (Note 2) |  | 29 |  |  |  | pF |

2. $\mathrm{C}_{\mathrm{PD}}$ is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{C C(O P R)}=C_{P D} \bullet V_{C C} \bullet f_{i n}+I_{C C} / 8$ (per latch). $C_{P D}$ is used to determine the no-load dynamic power consumption; $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \bullet \mathrm{V}_{\mathrm{CC}}{ }^{2} \bullet \mathrm{f}_{\mathrm{in}}+\mathrm{I}_{\mathrm{CC}} \bullet \mathrm{V}_{\mathrm{CC}}$.

NOISE CHARACTERISTICS (Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=3.0 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, Measured in SOIC Package)

| Symbol | Characteristic | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\text {OL }}$ | 0.5 | 0.8 | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\text {OL }}$ | -0.5 | -0.8 | V |
| $\mathrm{V}_{\text {IHD }}$ | Minimum High Level Dynamic Input Voltage |  | 2.0 | V |
| $\mathrm{V}_{\text {ILD }}$ | Maximum Low Level Dynamic Input Voltage |  | 0.8 | V |

TIMING REQUIREMENTS (Input $t_{r}=t_{f}=3.0 \mathrm{~ns}$ )

| Symbol | Parameter | Test Conditions | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40 \text { to } 85^{\circ} \mathrm{C} \\ \hline \text { Limit } \\ \hline \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Limit |  |  |
| $\mathrm{t}_{\mathrm{w} \text { (h) }}$ | Minimum Pulse Width, LE | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 6.5 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 5.0 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {su }}$ | Minimum Setup Time, D to LE | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 3.5 \end{aligned}$ | ns |
| $t_{\text {h }}$ | Minimum Hold Time, D to LE | $\begin{aligned} & V_{\mathrm{CC}}=2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | ns |

## MC74LVX573

## SWITCHING WAVEFORMS



Figure 2.


Figure 4.

## TEST CIRCUITS




Figure 3.

Figure 5.

*Includes all probe and jig capacitance

Figure 7. 3-State Test Circuit

## ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :--- | :---: | :---: |
| MC74LVX573DWR2G | SOIC-20 <br> (Pb-Free) | $1000 /$ Tape \& Reel |
| MC74LVX573DTG | TSSOP-20 <br> (Pb-Free) | 75 Units / Rail |
| MC74LVX573DTR2G | TSSOP-20 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

[^1]

SCALE 1:1


NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES

PER ASME Y14.5M, 1994
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION PROTRUSION. ALLOWABLE PROTRUSION
SHALL BE 0.13 TOTAL IN EXCESS OF B SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  |
| :---: | ---: | ---: |
|  | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| $\mathbf{c}$ | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 BSC |  |
| H | 10.05 | 10.55 |
| $\mathbf{h}$ | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $7^{\circ}$ |

GENERIC
MARKING DIAGRAM*


| XXXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-20 WB | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

TSSOP-20 WB
CASE 948E
ISSUE D
DATE 17 FEB 2016

SCALE 2:1


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
CONTROLLING DIMENSION: MILLIMETER
2. DIMENSION A DOES NOT INCLUDE MOLD

FLASH, PROTRUSIONS OR GATE BURRS.
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NO
EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED $0.25(0.010)$ PER SIDE
5. DIMENSION K DOES NOT INCLUDE

DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC |  | 0.026 BSC |  |
| H | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | BSC | 0.252 BSC |  |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |

GENERIC MARKING DIAGRAM* НРННННННН

|  | XXXX |
| :---: | :---: |
|  | XXXX |
|  | ALYW. |
| $\bigcirc$ | - |

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

- = Pb-Free Package
(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " $\mathrm{\nabla}$ ", may or may not be present.
DIMENSIONS: MILLIMETERS

| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Latches category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
ML4875CS-5 401639B 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 59628863901RA 5962-88639012A NLV14042BDR2G M22W-1333-21/3/45-90-02 (NI 2.L18.001-21 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 MM74HC373WM MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 MIC58P01YV 74AHCT573D. 112 74LCX16373MTDX CQ/A-M22X1,5-45-16 CQ/A-M22X1,5-45-18 CQ/A-M22X1,5-45-20 CQ/A-M22X1,5-45-24 CQ/A-M22X1,5-45-30 CQT/A-32-18 AE-V0 CQT/A-32 20-AE-V0 CY54FCT841ATDMB TPIC6B273DWRG4 Z-2106-25001-22 2.904.005 2.904.006 2.904.008 TC74HC573APF 74HC373DB. 112 74HCT373D. 652 HEF4043BT. 652


[^0]:    1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tosHL) or LOW-to-HIGH (tOSLH); parameter guaranteed by design.
[^1]:    $\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

