MM74HC4049 • MM74HC4050 Hex Inverting Logic Level Down Converter • Hex Logic Level Down Converter

General Description

Features

- Typical propagation delay: 8 ns
- Wide power supply range: 2V–6V
- Low quiescent supply current: 20 μA maximum (74HC)
- Fanout of 10 LS-TTL loads

Ordering Code:

FAIRCH SEMICONDL MM74HC Hex Inve	ULD CTOR™ 4049 • MN rting Logi	174HC4050 c Level Do	February 1984 Revised October 1999
General De The MM74HC40 advanced silicon-guified input protection be used as logic lu level logic to a low logic supply. For ex- verted to 0–5V logi input protection has ing the input voltag diode protects the static voltages. In a	C Level D scription 49 and the MM ate CMOS technolog on structure that ena evel translators whi level logic while op (ample, 0–15V CMC c when using a 5V s is no diode connected to exceed the supplicity from both po- input from both po- iddition each part ca	174HC4050 utilize gy, and have a mod- ables these parts to ch will convert high erating from the low IS logic can be con- upply. The modified d to V _{CC} , thus allow- bly. The lower zener isitive and negative n be used as a sim-	 ple buffer or inverter without level translation. The MM74HC4049 is pin and functionally compatible to the CD4049BC and the MM74HC4050 is compatible to the CD4050BC Features Typical propagation delay: 8 ns Wide power supply range: 2V–6V Low quiescent supply current: 20 µA maximum (74HC) Fanout of 10 LS-TTL loads
Ordering C	ode:		
Order Number	Package Number	Package Description	
MM74HC4049M	M16A	16-Lead Small Outline	e Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4049SJ	M16D	16-Lead Small Outline	e Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4049MTC	MTC16	16-Lead Thin Shrink S	Small Outline Package (TSSOP), JEDEC MO-153. 4.4mm Wide
MM74HC4049N	N16E	16-Lead Plastic Dual-	In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HC4050M	M16A	16-Lead Small Outline	e Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4050SJ	M16D	16-Lead Small Outline	e Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4050MTC	MTC16	16-Lead Thin Shrink S	Small Outline Package (TSSOP), JEDEC MO-153. 4.4mm Wide
MM74HC4050N	N16E	16-Lead Plastic Dual-	In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Connection NC L = F	n Tape and Reel. Specify I Diagrams F NC K = Ē	by appending the suffix letter $E = J = \overline{D} = D$	"X" to the ordering code.
$ \begin{array}{c c} 1 & 2 \\ V_{CC} & G = \overline{A} \end{array} $	³ ⁴ ⁵ A H = B B TOP VIEW MM74HC4049	$\begin{bmatrix} \mathbf{b} & 1 & 7 & 8 \\ \mathbf{c} & \mathbf{C} & \mathbf{C} \end{bmatrix}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Connection Diagrams





© 1999 Fairchild Semiconductor Corporation DS005214 www.fairchildsemi.com

(Note 2)

Absolute Maximum Ratings(Note 1)

Recommended Operating
Conditions

Supply Voltage (V _{CC})	−0.5 to +7.0\
DC Input Voltage (V _{IN})	−1.5 to +18V
DC Output Voltage (V _{OUT})	–0.5 to V _{CC} +0.5V
Clamp Diode Current (I _{ZK} , I _{OK})	–20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	–65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

Min Max Units Supply Voltage (V_{CC}) V 2 6 DC Input Voltage 0 V 15 (V_{IN}) DC Output Voltage 0 ۷ V_{CC} (V_{OUT}) Operating Temperature Range (T_A) -40 +85 °C Input Rise or Fall Times $(t_r,\,t_f)\ V_{CC}=2.0V$ 1000 ns $V_{CC} = 4.5V$ 500 ns $V_{CC} = 6.0V$ 400 ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	Vaa	T _A =	25°C	$T_A = -40^{\circ}C$ to $85^{\circ}C$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	Unite
Symbol	Falameter	Conditions	•00	Тур		Guaranteed L	imits	Units
V _{IH}	Minimum HIGH Level Input		2.0V		1.5	1.5	1.5	V
	Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level Input		2.0V		0.5	0.5	0.5	V
	Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT} \le 4 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
		V _{IN} = 15V	2.0V		±0.5	±5	±5	μA
I _{CC}	Maximum Quiescent Supply	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μA
	Current	$I_{OUT} = 0 \ \mu A$						1

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Symbo	$r_A = 2500, 0 = 15 \text{ pr}, t_r$	meter	Coi	nditions		Тур	Guaranteed	Units
	Maulana Dava an	ian Dalau					Limit	
PHL, ^t PLH	Maximum Propaga	tion Delay				8	15	ns
$V_{CC} = 2.0^{\circ}$	V to 6.0V, $C_L = 50 \text{ pF}$, $t_r = t$	r = 6 ns (unless otherwis	e specified)	cified) V_{CC} $T_A = 25^{\circ}C$ $T_A = -40^{\circ} \text{ to } 85^{\circ}C$ $T_A = -55^{\circ} \text{ to } 125^{\circ}C$				125°C Unit
Cymbol	i a anteter	Conditiona	•	Тур		Guaranteed Limits		
_{PHL} , t _{PLH}	Maximum Propagation		2.0V	30	85	100	130	ns
	Delay		4.5V	10	17	20	26	ns
			6.0V	9	15	18	22	ns
_{THL} , t _{TLH}	Maximum Output		2.0V	25	75	95	110	ns
	Rise and Fall		4.5V	7	15	19	22	ns
			6.0V	6	13	16	19	ns
	Time							nF
PD	Time Power Dissipation	(per gate)		25				pi
PD	Time Power Dissipation Capacitance (Note 5)	(per gate)		25				Pi
PD	Time Power Dissipation Capacitance (Note 5) Maximum Input	(per gate)		25 5	10	10	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

www.fairchildsemi.com



www.fairchildsemi.com

4



www.fairchildsemi.com



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ON Semiconductor manufacturer:

Other Similar products are found below :

1.5SMC82AT3G 74LCX574WM FST3126MX MC78L08ACP MMBTA42 FDD8424H_F085A NTZD3154NT1H KSA1015GRTA BAT42XV2 007851X 702607H MC33079DG MC34072DR2G MC34151P MC78L08ACDG 74VHC14MX 74VHC541MTCX FAN3111ESX FDMC86262P FDMD8530 FEBFL7733A_L53U021A FEBFOD8333 MM74HC138MX MMBZ5233B FOD3120SD FPAB30BH60B FQP2N80 1.5KE16AG MT9V115EBKSTCH-GEVB NB6L295MNGEVB NB7L1008MNGEVB NC7WZ126K8X NCL30000LED2GEVB NCN9252MUGEVB NCP1075PSRGEVB NCV4274CDT33RKG NCV887100D1R2G NDT2955 1N5339B NSIC2030JBT3G NV890231MWTXGEVB CAT4101AEVB KA7818ETU S3JB 2SC5569-TD-E FEBFL7734_L55L008A 1V5KE39CA FNB33060T AMIS30422DBGEVB AMIS3062XGEVK