## MT9M021, MT9M031

## MT9M021/MT9M031 1/3-inch CMOS Digital Image Sensor

## Description

The MT9M021/MT9M031 from ON Semiconductor is a $1 / 3$-inch CMOS digital image sensor with an active-pixel array of $1280(\mathrm{H}) \times$ $960(\mathrm{~V})$. It includes sophisticated camera functions such as auto exposure control, windowing, scaling, row skip mode, and both video and single frame modes. It is designed for low light performance and features a global shutter for accurate capture of moving scenes. It is programmable through a simple two-wire serial interface. The MT9M021/MT9M031 produces extraordinarily clear, sharp digital pictures, and its ability to capture both continuous video and single frames makes it the perfect choice for a wide range of applications, including scanning and HD video.

Table 1. KEY PERFORMANCE PARAMETERS

| Parameter | Typical Value |
| :---: | :---: |
| Optical Format | 1/3-inch (6 mm) |
| Active Pixels | $1280(\mathrm{H}) \times 960(\mathrm{~V})=1.2 \mathrm{Mp}$ |
| Pixel Size | 3.75 um |
| Color Filter Array | RGB Bayer or Monochrome |
| Shutter Type | Global Shutter |
| Input Clock Range | $6-50 \mathrm{MHz}$ |
| Output Pixel Clock (Maximum) | 74.25 MHz |
| Output Serial Parallel | HiSPi (iBGA Package Only) 12-bit |
| Frame Rate Full Resolution 720p | $\begin{aligned} & 45 \mathrm{fps} \\ & 60 \mathrm{fps} \end{aligned}$ |
| Responsivity Monochrome Color | 6.1 V/lux-sec 5.3 V/lux-sec |
| SNR ${ }_{\text {MAX }}$ | 38 dB |
| Dynamic Range | 64 dB |
| Supply Voltage I/O Digital Analog HiSPi | $\begin{array}{\|l} 1.8 \text { or } 2.8 \mathrm{~V} \\ 1.8 \mathrm{~V} \\ 2.8 \mathrm{~V} \\ 0.4 \mathrm{~V} \\ \hline \end{array}$ |
| Power Consumption | < 400 mW |
| Operating Temperature (Ambient) | $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Package Options | $9 \times 9 \mathrm{~mm} 63$-pin iBGA |
|  | $10 \times 10 \mathrm{~mm} 48$-pin iLCC |

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


IBGA63 $9 \times 9$ CASE 503AQ


ILCC48 $10 \times 10$ CASE 847AJ

## ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

## Features

- Superior Low-light Performance
- HD Video (720p60)
- Global Shutter
- Video/Single Frame Mode
- Flexible Row-skip Modes
- On-chip AE and Statistics Engine
- Parallel and Serial Output
- Support for External LED or Flash
- Auto Black Level Calibration
- Context Switching


## Applications

- Scene Processing
- Scanning and Machine Vision
- 720p60 Video Applications


## MT9M021, MT9M031

## ORDERING INFORMATION

Table 2. AVAILABLE PART NUMBERS

| Part Number | Product Description | Orderable Product Attribute Description |
| :---: | :---: | :---: |
| MT9M021IA3XTC-DPBR1 | 1.2 MP 1/3" GS CIS | Bayer- iBGA; CRA = $0^{\circ}$; Dry Pack with Protective Film, Double Side BBAR Glass |
| MT9M021IA3XTC-DRBR | 1.2 MP 1/3" GS CIS | Bayer- iBGA; CRA = $0^{\circ}$; Dry Pack without Protective Film, Double Side BBAR Glass |
| MT9M021IA3XTM-DPBR1 | 1.2 MP 1/3" GS CIS | Mono- iBGA; CRA = $0^{\circ}$; Dry Pack with Protective Film, Double Side BBAR Glass |
| MT9M021IA3XTM-DRBR1 | 1.2 MP 1/3" GS CIS | Mono- iBGA; CRA = $0^{\circ}$; Dry Pack without Protective Film, Double Side BBAR Glass |
| MT9M021IA3XTMZ-DPBR | 1.2 MP 1/3" GS CIS | Mono- iBGA; CRA $25^{\circ}$; Dry Pack with Protective Film, Double Side BBAR Glass |
| MT9M021IA3XTMZ-DRBR | 1.2 MP 1/3" GS CIS | Mono- iBGA; CRA 25º; Dry Pack without Protective Film, Double Side BBAR Glass |
| MT9M021IA3XTMZ-TPBR | 1.2 MP 1/3" GS CIS | Mono- iBGA; CRA $25^{\circ}$; Tape \& Reel with Protective Film, Double Side BBAR Glass |
| MT9M031D00STMC24BC1-200 | 1.2 MP 1/3" GS CIS | Mono; CRA $=0^{\circ}$; Die Sales, $200 \mu \mathrm{~m}$ Thickness |
| MT9M031I12STC-DPBR1 | 1.2 MP 1/3" GS CIS | Bayer- iLCC; CRA = $0^{\circ}$; Dry Pack with Protective Film, Double Side BBAR Glass |
| MT9M031I12STC-DRBR | 1.2 MP 1/3" GS CIS | Bayer- iLCC; CRA = $0^{\circ}$; Dry Pack without Protective Film, Double Side BBAR Glass |
| MT9M031112STM-DPBR | 1.2 MP 1/3" GS CIS | Mono- iLCC; CRA = $0^{\circ}$; Dry Pack with Protective Film, Double Side BBAR Glass |
| MT9M031112STM-DRBR1 | 1.2 MP 1/3" GS CIS | Mono- iLCC; CRA = $0^{\circ}$; Dry Pack without Protective Film, Double Side BBAR Glass |
| MT9M031112STMZ-DRBR | 1.2 MP 1/3" GS CIS | Mono- iLCC; CRA = $25^{\circ}$; Dry Pack without Protective Film, Double Side BBAR Glass |

See the ON Semiconductor Device Nomenclature document (TND310/D) for a full description of the naming convention used for image sensors. For reference
documentation, including information on evaluation kits, please visit our web site at www.onsemi.com.

A dedicated FLASH pin can be programmed to control external LED or flash exposure illumination.
The MT9M021/MT9M031 includes additional features to allow application-specific tuning: windowing, adjustable auto-exposure control, auto black level correction, on-board temperature sensor, and row skip and digital binning modes.
The sensor is designed to operate in a wide temperature range $\left(-30^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$.
a single master input clock running between 6 and 50 MHz . The maximum output pixel rate is $74.25 \mathrm{Mp} / \mathrm{s}$, corresponding to a clock rate of 74.25 MHz . Figure 1 shows a block diagram of the sensor.

## MT9M021, MT9M031



Figure 1. Block Diagram

User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 1.2 Mp Active-Pixel Sensor array. The MT9M021/MT9M031 features global shutter technology for accurate capture of moving images. The exposure of the entire array is controlled by programming the integration time by register setting. All rows simultaneously integrate light prior to readout. Once a row has been read, the data

## FEATURES OVERVIEW

The MT9M021/MT9M031 Global Sensor shutter has a wide array of features to enhance functionality and to increase versatility. A summary of features follows. Please refer to the MT9M021/MT9M031 Developer Guide for detailed feature descriptions, register settings, and tuning guidelines and recommendations.

- Operating Modes

The MT9M021/MT9M031 works in master (video), trigger (single frame), or Auto Trigger modes. In master mode, the sensor generates the integration and readout timing. In trigger mode, it accepts an external trigger to start exposure, then generates the exposure and readout timing. The exposure time is programmed through the two-wire serial interface for both modes.
NOTE: Trigger mode is not compatible with the HiSPi interface.

- Window Control

Configurable window size and blanking times allow a wide range of resolutions and frame rates. Digital binning and skipping modes are supported, as are vertical and horizontal mirror operations.

- Context Switching

Context switching may be used to rapidly switch between two sets of register values. Refer to the MT9M021/MT9M031 Developer Guide for a complete set of context switchable registers.

- Gain

The MT9M021/MT9M031 Global Shutter sensor can
from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an analog-to-digital converter (ADC). The output from the ADC is a 12 -bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain). The pixel data are output at a rate of up to $74.25 \mathrm{Mp} / \mathrm{s}$, in parallel to frame and line synchronization signals.
be configured for analog gain of up to $8 x$, and digital gain of up to 8 x .

- Automatic Exposure Control

The integrated automatic exposure control may be used to ensure optimal settings of exposure and gain are computed and updated every other frame. Refer to the MT9M021/MT9M031 Developer Guide for more details.

- HiSPi

The MT9M021/MT9M031 Global Shutter image sensor supports two or three lanes of Streaming-SP or Packetized-SP protocols of ON Semiconductor's High-Speed Serial Pixel Interface.

## MT9M021, MT9M031

- PLL

An on chip PLL provides reference clock flexibility and supports spread spectrum sources for improved EMI performance.

- Reset

The MT9M021/MT9M031 may be reset by a register write, or by a dedicated input pin.

- Output Enable

The MT9M021/MT9M031 output pins may be tri-stated using a dedicated output enable pin.

- Temperature Sensor

The temperature sensor is only guaranteed to be
functional when the MT9M021/MT9M031 is initially powered-up or is reset at temperatures at or above $0^{\circ} \mathrm{C}$.

- Black Level Correction
- Row Noise Correction
- Column Correction
- Test Patterns

Several test patterns may be enabled for debug purposes. These include a solid color, color bar, fade to grey, and a walking 1 s test pattern.

## MT9M021, MT9M031

TYPICAL CONFIGURATION AND PINOUT


Notes:

1. All power supplies must be adequately decoupled.
2. ON Semiconductor recommends a resistor value of $1.5 \mathrm{k} \Omega$, but a greater value may be used for slower two-wire speed.
3. This pull-up resistor is not required if the controller drives a valid logic level on $\mathrm{S}_{\text {CLK }}$ at all times.
4. The parallel interface output pads can be left unconnected if the serial output interface is used.
5. ON Semiconductor recommends that $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the MT9M021/MT9M031 demo headboard schematics for circuit recommendations.
6. ON Semiconductor recommends that analog power planes be placed in a manner such that coupling with the digital power planes is minimized.
7. Although 4 serial lanes are shown, the MT9M021/MT9M031 supports only 2- or 3-lane HiSPi.

Figure 2. Serial 4-lane HiSPi Interface

## MT9M021, MT9M031



Notes:

1. All power supplies must be adequately decoupled.
2. ON Semiconductor recommends a resistor value of $1.5 \mathrm{k} \Omega$, but a greater value may be used for slower two-wire speed.
3. This pull-up resistor is not required if the controller drives a valid logic level on $\mathrm{S}_{\mathrm{CLK}}$ at all times.
4. The serial interface output pads can be left unconnected if the parallel output interface is used.
5. ON Semiconductor recommends that $0.1 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the MT9M021/MT9M031 demo headboard schematics for circuit recommendations.
6. ON Semiconductor recommends that analog power planes be placed in a manner such that coupling with the digital power planes is minimized.

Figure 3. Parallel Pixel Data Interface

## MT9M021, MT9M031



Figure $4.9 \times 9 \mathrm{~mm}$ 63-ball iBGA Package

Table 3. PIN DESCRIPTIONS - 63-BALL IBGA PACKAGE

| Name | iBGA Pin | Type | Description |
| :---: | :---: | :---: | :--- |
| SLVS0_N | A2 | Output | HiSPi serial data, lane 0, differential N |
| SLVS0_P | A3 | Output | HiSPi serial data, lane 0, differential P |
| SLVS1_N | A4 | Output | HiSPi serial data, lane 1, differential N |
| SLVS1_P | A5 | Output | HiSPi serial data, lane 1, differential P |
| STANDBY | A8 | Input | Standby-mode enable pin (active HIGH) |
| VDD_PLL $_{\text {SLVSC_N }}$ | B1 | Power | PLL power |

## MT9M021, MT9M031

Table 3. PIN DESCRIPTIONS - 63-BALL IBGA PACKAGE (continued)

| Name | iBGA Pin | Type | Description |
| :---: | :---: | :---: | :---: |
| SLVSC_P | B3 | Output | HiSPi serial DDR clock differential P |
| SLVS2_N | B4 | Output | HiSPi serial data, lane 2, differential N |
| SLVS2_P | B5 | Output | HiSPi serial data, lane 2, differential P |
| $\mathrm{V}_{\text {AA }}$ | B7, B8 | Power | Analog power |
| EXTCLK | C1 | Input | External input clock |
| V ${ }_{\text {DD_S }}$ SLVS | C2 | Power | HiSPi power |
| SLVS3_N | C3 | Output | HiSPi serial data, lane 3, differential N |
| SLVS3_P | C4 | Output | HiSPi serial data, lane 3, differential P |
| $\mathrm{D}_{\mathrm{GND}}$ | C5, D4, D5, E5, F5, G5, H5 | Power | Digital GND |
| $V_{\text {DD }}$ | A6, A7, B6, C6, D6 | Power | Digital power |
| $A_{\text {GND }}$ | C7, C8 | Power | Analog GND |
| $S_{\text {AdDR }}$ | D1 | Input | Two-Wire Serial address select |
| $\mathrm{S}_{\text {CLK }}$ | D2 | Input | Two-Wire Serial clock input |
| $S_{\text {DATA }}$ | D3 | I/O | Two-Wire Serial data I/O |
| $\mathrm{V}_{\text {AA }}$ PIX | D7, D8 | Power | Pixel power |
| LINE_VALID | E1 | Output | Asserted when Dout line data is valid |
| FRAME_VALID | E2 | Output | Asserted when Dout frame data is valid |
| PIXCLK | E3 | Output | Pixel clock out. Dout is valid on rising edge of this clock |
| FLASH | E4 | Output | Control signal to drive external light sources |
| VDD_IO | E6, F6, G6, H6, H7 | Power | I/O supply power |
| Dout8 | F1 | Output | Parallel pixel data output |
| Dout9 | F2 | Output | Parallel pixel data output |
| Dout 10 | F3 | Output | Parallel pixel data output |
| Dout11 | F4 | Output | Parallel pixel data output (MSB) |
| TEST | F7 | Input | Manufacturing test enable pin (connect to $\mathrm{D}_{\mathrm{GND}}$ ) |
| Dout ${ }^{4}$ | G1 | Output | Parallel pixel data output |
| Dout5 | G2 | Output | Parallel pixel data output |
| Dout6 | G3 | Output | Parallel pixel data output |
| Dout7 | G4 | Output | Parallel pixel data output |
| TRIGGER | G7 | Input | Exposure synchronization input |
| OE_BAR | G8 | Input | Output enable (active LOW) |
| Dout0 | H1 | Output | Parallel pixel data output (LSB) |
| Dout ${ }^{1}$ | H2 | Output | Parallel pixel data output |
| Dout ${ }^{2}$ | H3 | Output | Parallel pixel data output |
| Dout3 | H4 | Output | Parallel pixel data output |
| RESET_BAR | H8 | Input | Asynchronous reset (active LOW). All settings are restored to factory default |
| Reserved | E7, E8, F8 | N/A | Reserved (do not connect) |

## MT9M021, MT9M031



Figure 5. $10 \times 10 \mathrm{~mm}$ 48-pin iLCC Package, Parallel Output

Table 4. PIN DESCRIPTIONS - 48-PIN ILCC PACKAGE, PARALLEL

| Pin Number | Name | Type |  |
| :---: | :---: | :---: | :--- |
| 1 | DOUT $^{4}$ | Output | Parallel pixel data output |
| 2 | DOUT $^{5}$ | Output | Parallel pixel data output |
| 3 | DOUT $^{6}$ | Output | Parallel pixel data output |
| 4 | V $_{\text {DD_PLL }}$ | Power | PLL power |
| 5 | EXTCLK | Input | External input clock |
| 6 | $\mathrm{D}_{\text {GND }}$ | Power | Digital ground |
| 7 | DOUT $^{7}$ | Output | Parallel pixel data output |
| 8 | DOUT $^{8}$ | Output | Parallel pixel data output |
| 9 | DOUT $^{9}$ | Output | Parallel pixel data output |

## MT9M021, MT9M031

Table 4. PIN DESCRIPTIONS - 48-PIN ILCC PACKAGE, PARALLEL (continued)

| Pin Number | Name | Type | Description |
| :---: | :---: | :---: | :---: |
| 10 | Dout ${ }^{10}$ | Output | Parallel pixel data output |
| 11 | Dout ${ }^{11}$ | Output | Parallel pixel data output (MSB) |
| 12 | VDD_IO | Power | I/O supply power |
| 13 | PIXCLK | Output | Pixel clock out. Dout is valid on rising edge of this clock |
| 14 | $V_{D D}$ | Power | Digital power |
| 15 | $\mathrm{S}_{\text {CLK }}$ | Input | Two-Wire Serial clock input |
| 16 | $\mathrm{S}_{\text {DATA }}$ | I/O | Two-Wire Serial data I/O |
| 17 | RESET_BAR | Input | Asynchronous reset (active LOW). All settings are restored to factory default |
| 18 | $\mathrm{V}_{\text {DD_I }}$ IO | Power | I/O supply power |
| 19 | $\mathrm{V}_{\mathrm{DD}}$ | Power | Digital power |
| 20 | NC |  | No connection |
| 21 | NC |  | No connection |
| 22 | STANDBY | Input | Standby-mode enable pin (active HIGH) |
| 23 | OE_BAR | Input | Output enable (active LOW) |
| 24 | $\mathrm{S}_{\text {ADDR }}$ | Input | Two-Wire Serial address select |
| 25 | TEST | Input | Manufacturing test enable pin (connect to $\mathrm{D}_{\mathrm{GND}}$ ) |
| 26 | FLASH | Output | Flash output control |
| 27 | TRIGGER | Input | Exposure synchronization input |
| 28 | FRAME_VALID | Output | Asserted when D ${ }_{\text {OUT }}$ frame data is valid |
| 29 | LINE_VALID | Output | Asserted when D ${ }_{\text {OUT }}$ line data is valid |
| 30 | $\mathrm{D}_{\mathrm{GND}}$ | Power | Digital ground |
| 31 | Reserved | N/A | Reserved (do not connect) |
| 32 | Reserved | N/A | Reserved (do not connect) |
| 33 | Reserved | N/A | Reserved (do not connect) |
| 34 | $V_{\text {AA }}$ | Power | Analog power |
| 35 | $\mathrm{A}_{\text {GND }}$ | Power | Analog ground |
| 36 | $\mathrm{V}_{\text {AA }}$ | Power | Analog power |
| 37 | $\mathrm{V}_{\text {AA_PIX }}$ | Power | Pixel power |
| 38 | $\mathrm{V}_{\text {AA_PIX }}$ | Power | Pixel power |
| 39 | $\mathrm{A}_{\text {GND }}$ | Power | Analog ground |
| 40 | $\mathrm{V}_{\text {AA }}$ | Power | Analog power |
| 41 | NC |  | No connection |
| 42 | NC |  | No connection |
| 43 | NC |  | No connection |
| 44 | $\mathrm{D}_{\mathrm{GND}}$ | Power | Digital ground |
| 45 | DOUT0 | Output | Parallel pixel data output (LSB) |
| 46 | DOUT ${ }^{1}$ | Output | Parallel pixel data output |
| 47 | DouT2 | Output | Parallel pixel data output |
| 48 | Dout3 | Output | Parallel pixel data output |

## MT9M021, MT9M031

## ELECTRICAL SPECIFICATIONS

Unless otherwise stated, the following specifications apply to the following conditions:
$\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}-0.10 /+0.15$;
$\mathrm{V}_{\mathrm{DD}}$ IO $=\mathrm{V}_{\mathrm{DD}} \mathrm{PLL}=\mathrm{V}_{\mathrm{AA}}=\mathrm{V}_{\mathrm{AA}}$ PIX $=2.8 \mathrm{~V} \pm 0.3 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{DD}}$ SLVS $=0.4 \mathrm{~V}-0.1 /+0.2$;
$\mathrm{T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$;
Output Load $=10 \mathrm{pF}$;
PIXCLK Frequency $=74.25 \mathrm{MHz}$;
HiSPi off.

## Two-Wire Serial Register Interface

The electrical characteristics of the two-wire serial register interface $\left(\mathrm{S}_{\mathrm{CLK}}, \mathrm{S}_{\mathrm{DATA}}\right)$ are shown in Figure 6 and Table 5.


NOTE: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.
Figure 6. Two-Wire Serial Bus Timing Parameters

Table 5. TWO-WIRE SERIAL BUS CHARACTERISTICS
( $\mathrm{f}_{\mathrm{EXTCLK}}=27 \mathrm{MHz} ; \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}} \_1 \mathrm{O}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{AA}}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{AA}} \mathrm{PIX}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}} \mathrm{PLL}=2.8 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Standard Mode |  | Fast-Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| S CLK Clock Frequency | $\mathrm{f}_{\mathrm{SCL}}$ | 0 | 100 | 0 | 400 | kHz |
| Hold Time (Repeated) START Condition | $\mathrm{t}_{\text {HD; STA }}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| LOW Period of the $\mathrm{S}_{\text {CLK }}$ Clock | tLow | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| HIGH Period of the $\mathrm{S}_{\text {cLK }}$ Clock | $\mathrm{t}_{\text {HIGH }}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Set-up Time for a Repeated START Condition | ${ }^{\text {tsu;STA }}$ | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Data Hold Time | $\mathrm{t}_{\text {HD; } \mathrm{DAT}}$ | 0 (Note 4) | 3.45 (Note 5) | 0 (Note 6) | 0.9 (Note 5) | $\mu \mathrm{s}$ |
| Data Set-up Time | ${ }_{\text {t }}$ [U;DAT | 250 | - | 100 (Note 6) | - | ns |
| Rise Time of both $\mathrm{S}_{\text {DATA }}$ and $\mathrm{S}_{\text {CLK }}$ Signals | $\mathrm{tr}_{\mathrm{r}}$ | - | 1000 | $\begin{gathered} 20+0.1 \mathrm{Cb} \\ (\text { Note } 7) \end{gathered}$ | 300 | ns |
| Fall Time of both $\mathrm{S}_{\text {DATA }}$ and $\mathrm{S}_{\mathrm{CLK}}$ Signals | $\mathrm{t}_{\mathrm{f}}$ | - | 300 | $\begin{gathered} 20+0.1 \mathrm{Cb} \\ (\text { Note } 7) \end{gathered}$ | 300 | ns |
| Set-up Time for STOP Condition | ${ }^{\text {tsu; STO }}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| Bus Free Time between a STOP and START Condition | $t_{\text {buF }}$ | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| Capacitive Load for each Bus Line | Cb | - | 400 | - | 400 | pF |
| Serial Interface Input Pin Capacitance | CIN_SI | - | 3.3 | - | 3.3 | pF |

## MT9M021, MT9M031

Table 5. TWO-WIRE SERIAL BUS CHARACTERISTICS (continued)
( $\mathrm{f}_{\mathrm{EXTCLK}}=27 \mathrm{MHz} ; \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}} \mathrm{IO}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{AA}}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{AA}} \mathrm{PIX}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}} \mathrm{PLL}=2.8 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Standard Mode |  | Fast-Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{S}_{\text {DATA }}$ Max Load Capacitance | CLOAD_SD | - | 30 | - | 30 | pF |
| $\mathrm{S}_{\text {DATA }}$ Pull-up Resistor | RSD | 1.5 | 4.7 | 1.5 | 4.7 | k $\Omega$ |

1. This table is based on $I^{2} \mathrm{C}$ standard (v2.1 January 2000). Philips Semiconductor.
2. Two-wire control is $\mathrm{I}^{2} \mathrm{C}$-compatible.
3. All values referred to $\mathrm{V}_{\text {IH min }}=0.9 \mathrm{~V}_{\mathrm{DD}}$ IO and $\mathrm{V}_{\text {ILmax }}=0.1 \mathrm{~V}_{\mathrm{DD}}$ IO levels. Sensor EXCLK $=27 \mathrm{MHz}$.
4. A device must internally provide a hold time of at least 300 ns for the $\mathrm{S}_{\text {DATA }}$ signal to bridge the undefined region of the falling edge of $\mathrm{S}_{\text {CLK }}$.
5. The maximum $t_{H D ; D A T}$ has only to be met if the device does not stretch the LOW period (t L OW) of the $\mathrm{S}_{\mathrm{CLK}}$ signal.
6. A Fast-mode $I^{2}$ C-bus device can be used in a Standard-mode $I^{2} \mathrm{C}$-bus system, but the requirement $\mathrm{t}_{\mathrm{S} U} ; \mathrm{DAT} 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the $\mathrm{S}_{\mathrm{CLK}}$ signal. If such a device does stretch the LOW period of the $S_{\text {CLK }}$ signal, it must output the next data bit to the SAAT line $\mathrm{t}_{\mathrm{r}}$ max $+\mathrm{t}_{\mathrm{SU}}$;DAT $=1000+250=1250 \mathrm{~ns}$ (according to the Standard-mode $1^{2} \mathrm{C}$-bus specification) before the $\mathrm{S}_{\text {CLK }}$ line is released.
7. $\mathrm{Cb}=$ total capacitance of one bus line in pF .

## I/O Timing

By default, the MT9M021/MT9M031 launches pixel data, FV and LV with the falling edge of PIXCLK. The expectation is that the user captures $\mathrm{D}_{\text {OUT }}[11: 0]$, FV and LV
using the rising edge of PIXCLK. The launch edge of PIXCLK can be configured in register R0x3028. See Figure 7 and Table 6 for I/O timing (AC) characteristics.


Figure 7. I/O Timing Diagram

## MT9M021, MT9M031

Table 6. I/O TIMING CHARACTERISTICS, PARALLEL OUTPUT (1.8 V V ${ }_{\text {DD_I }}$ IO) (Note 1)

| Symbol | Definition | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {EXTCLK }}$ | Input Clock Frequency |  | 6 | - | 50 | MHz |
| textclk | Input Clock Period |  | 20 | - | 166 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Input Clock Rise Time | PLL Enabled | - | 3 | 4 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Input Clock Fall Time | PLL Enabled | - | 3 | 4 | ns |
| $\mathrm{t}_{\mathrm{RP}}$ | PIXCLK Rise Time | Slew Setting = 4 (Default) | 2.3 | - | 4.6 | ns |
| $\mathrm{t}_{\mathrm{FP}}$ | PIXCLK Fall Time | Slew Setting = 4 (Default) | 3 | - | 4.4 | ns |
|  | PIXCLK Duty Cycle |  | 40 | 50 | 60 | \% |
| $\mathrm{f}_{\text {PIXCLK }}$ | PIXCLK Frequency (Note 2) | Nominal Voltages, PLL Enabled | 6 | - | 74.25 | MHz |
| $\mathrm{t}_{\text {PD }}$ | PIXCLK to Data Valid | Nominal Voltages, PLL Enabled | -3 | 2.3 | 4.5 | ns |
| $t_{\text {PFH }}$ | PIXCLK to FV HIGH | Nominal Voltages, PLL Enabled | -3 | 1.5 | 4.5 | ns |
| $\mathrm{t}_{\text {PLH }}$ | PIXCLK to LV HIGH | Nominal Voltages, PLL Enabled | -3 | 2.3 | 4.5 | ns |
| $t_{\text {PFL }}$ | PIXCLK to FV LOW | Nominal Voltages, PLL Enabled | -3 | 1.5 | 4.5 | ns |
| $t_{\text {PLL }}$ | PIXCLK to LV LOW | Nominal Voltages, PLL Enabled | -3 | 2 | 4.5 | ns |

1. Minimum and maximum values are taken at the temperature and voltage limits; for instance, $70^{\circ} \mathrm{C}$ ambient at $90 \%$ of $\mathrm{V}_{\mathrm{DD}} \_1 \mathrm{O}$, and $-30^{\circ} \mathrm{C}$ at $110 \%$ of $\mathrm{V}_{\mathrm{DD}}$ IO. All values are taken at the $50 \%$ transition point. The loading used is 20 pF .
2. Jitter from PIXCLK is already taken into account in the data for all of the output parameters.

Table 7. I/O TIMING CHARACTERISTICS, PARALLEL OUTPUT (2.8 V VDD_IO) (Note 1)

| Symbol | Definition | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {EXTCLK }}$ | Input Clock Frequency |  | 6 | - | 50 | MHz |
| $\mathrm{t}_{\text {EXTCLK }}$ | Input Clock Period |  | 20 | - | 166 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Input Clock Rise Time | PLL Enabled | - | 3 | 4 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Input Clock Fall Time | PLL Enabled | - | 3 | 4 | ns |
| $\mathrm{t}_{\mathrm{RP}}$ | PIXCLK Rise Time | Slew Setting = 4 (Default) | 2.3 | - | 4.6 | ns |
| $\mathrm{t}_{\mathrm{FP}}$ | PIXCLK Fall Time | Slew Setting = 4 (Default) | 3 | - | 4.4 | ns |
|  | PIXCLK Duty Cycle |  | 40 | 50 | 60 | \% |
| $\mathrm{f}_{\text {PIXCLK }}$ | PIXCLK Frequency (Note 2) | Nominal Voltages, PLL Enabled | 6 | - | 74.25 | MHz |
| $\mathrm{t}_{\text {PD }}$ | PIXCLK to Data Valid | Nominal Voltages, PLL Enabled | -3 | 2.3 | 4 | ns |
| $\mathrm{t}_{\text {PFH }}$ | PIXCLK to FV HIGH | Nominal Voltages, PLL Enabled | -3 | 1.5 | 4 | ns |
| $\mathrm{t}_{\text {PLH }}$ | PIXCLK to LV HIGH | Nominal Voltages, PLL Enabled | -3 | 2.3 | 4 | ns |
| $\mathrm{t}_{\text {PFL }}$ | PIXCLK to FV LOW | Nominal Voltages, PLL Enabled | -3 | 1.5 | 4 | ns |
| $\mathrm{t}_{\text {PLL }}$ | PIXCLK to LV LOW | Nominal Voltages, PLL Enabled | -3 | 2 | 4 | ns |

1. Minimum and maximum values are taken at the temperature and voltage limits; for instance, $70^{\circ} \mathrm{C}$ ambient at $90 \%$ of $\mathrm{V}_{\mathrm{DD}} I \mathrm{O}$, and $-30^{\circ} \mathrm{C}$ at $110 \%$ of $\mathrm{V}_{\mathrm{DD}}$ _IO. All values are taken at the $50 \%$ transition point. The loading used is 20 pF .
2. Jitter from PIXCLK is already taken into account in the data for all of the output parameters.

Table 8. I/O RISE SLEW RATE (2.8 V VD_IO) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | Default | 1.08 | 1.77 | 2.72 | $\mathrm{~V} / \mathrm{ns}$ |
| 6 | Default | 0.77 | 1.26 | 1.94 | $\mathrm{~V} / \mathrm{ns}$ |
| 5 | Default | 0.58 | 0.95 | 1.46 | $\mathrm{~V} / \mathrm{ns}$ |
| 4 | Default | 0.44 | 0.70 | 1.08 | $\mathrm{~V} / \mathrm{ns}$ |
| 3 | Default | 0.32 | 0.51 | 0.78 | $\mathrm{~V} / \mathrm{ns}$ |
| 2 | Default | 0.23 | 0.37 | 0.56 | $\mathrm{~V} / \mathrm{ns}$ |
| 1 | Default | 0.16 | 0.25 | 0.38 | $\mathrm{~V} / \mathrm{ns}$ |
| 0 | Default | 0.10 | 0.15 | 0.22 | $\mathrm{~V} / \mathrm{ns}$ |

1. Minimum and maximum values are taken at the temperature and voltage limits; for instance, $70^{\circ} \mathrm{C}$ ambient at $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ _IO, and $-30^{\circ} \mathrm{C}$ at $110 \%$ of $\mathrm{V}_{\mathrm{DD}}$ IO. All values are taken at the $50 \%$ transition point. The loading used is 20 pF .

## MT9M021, MT9M031

Table 9. I/O FALL SLEW RATE (2.8 V VD_IO) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | Default | 1.00 | 1.62 | 2.41 | $\mathrm{~V} / \mathrm{ns}$ |
| 6 | Default | 0.76 | 1.24 | 1.88 | $\mathrm{~V} / \mathrm{ns}$ |
| 5 | Default | 0.60 | 0.98 | 1.50 | $\mathrm{~V} / \mathrm{ns}$ |
| 4 | Default | 0.46 | 0.75 | 1.16 | $\mathrm{~V} / \mathrm{ns}$ |
| 3 | Default | 0.35 | 0.56 | 0.86 | $\mathrm{~V} / \mathrm{ns}$ |
| 2 | Default | 0.25 | 0.40 | 0.61 | $\mathrm{~V} / \mathrm{ns}$ |
| 1 | Default | 0.17 | 0.27 | 0.41 | $\mathrm{~V} / \mathrm{ns}$ |
| 0 | Default | 0.11 | 0.16 | 0.24 | $\mathrm{~V} / \mathrm{ns}$ |

1. Minimum and maximum values are taken at the temperature and voltage limits; for instance, $70^{\circ} \mathrm{C}$ ambient at $90 \%$ of $\mathrm{V}_{\mathrm{DD}} \_1 \mathrm{O}$, and $-30^{\circ} \mathrm{C}$ at $110 \%$ of $\mathrm{V}_{\mathrm{DD}} \mathrm{IO}$. All values are taken at the $50 \%$ transition point. The loading used is 20 pF .

Table 10. I/O RISE SLEW RATE ( $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}} \mathrm{IO}$ ) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | Default | 0.41 | 0.65 | 1.10 | $\mathrm{~V} / \mathrm{ns}$ |
| 6 | Default | 0.30 | 0.47 | 0.79 | $\mathrm{~V} / \mathrm{ns}$ |
| 5 | Default | 0.24 | 0.37 | 0.61 | $\mathrm{~V} / \mathrm{ns}$ |
| 4 | Default | 0.19 | 0.28 | 0.46 | $\mathrm{~V} / \mathrm{ns}$ |
| 3 | Default | 0.14 | 0.21 | 0.34 | $\mathrm{~V} / \mathrm{ns}$ |
| 2 | Default | 0.10 | 0.15 | 0.24 | $\mathrm{~V} / \mathrm{ns}$ |
| 1 | Default | 0.07 | 0.10 | 0.16 | $\mathrm{~V} / \mathrm{ns}$ |
| 0 | Default | 0.04 | 0.06 | 0.10 | $\mathrm{~V} / \mathrm{ns}$ |

1. Minimum and maximum values are taken at the temperature and voltage limits; for instance, $70^{\circ} \mathrm{C}$ ambient at $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ _IO, and $-30^{\circ} \mathrm{C}$ at $110 \%$ of $\mathrm{V}_{\mathrm{DD}}$ IO. All values are taken at the $50 \%$ transition point. The loading used is 20 pF .

Table 11. I/O FALL SLEW RATE ( $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}} \mathrm{IO}$ ) (Note 1)

| Parallel Slew (R0x306E[15:13]) | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | Default | 0.42 | 0.68 | 1.11 | $\mathrm{~V} / \mathrm{ns}$ |
| 6 | Default | 0.32 | 0.51 | 0.84 | $\mathrm{~V} / \mathrm{ns}$ |
| 5 | Default | 0.26 | 0.41 | 0.67 | $\mathrm{~V} / \mathrm{ns}$ |
| 4 | Default | 0.20 | 0.32 | 0.52 | $\mathrm{~V} / \mathrm{ns}$ |
| 3 | Default | 0.16 | 0.24 | 0.39 | $\mathrm{~V} / \mathrm{ns}$ |
| 2 | Default | 0.12 | 0.18 | 0.28 | $\mathrm{~V} / \mathrm{ns}$ |
| 1 | Default | 0.08 | 0.12 | 0.19 | $\mathrm{~V} / \mathrm{ns}$ |
| 0 | Default | 0.05 | 0.07 | 0.11 | $\mathrm{~V} / \mathrm{ns}$ |

1. Minimum and maximum values are taken at the temperature and voltage limits; for instance, $70^{\circ} \mathrm{C}$ ambient at $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ IO, and $-30^{\circ} \mathrm{C}$ at $110 \%$ of $\mathrm{V}_{\mathrm{DD}}$ IO. All values are taken at the $50 \%$ transition point. The loading used is 20 pF .

## MT9M021, MT9M031

## DC Electrical Characteristics

The DC electrical characteristics are shown in Table 12,
Table 13, Table 14, and Table 15.

Table 12. DC ELECTRICAL CHARACTERISTICS

| Symbol | Definition | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Core Digital Voltage |  | 1.7 | 1.8 | 1.95 | V |
| $\mathrm{V}_{\text {DD_ }} \mathrm{IO}$ | I/O Digital Voltage |  | 1.7/2.5 | 1.8/2.8 | 1.9/3.1 | V |
| $\mathrm{V}_{\mathrm{AA}}$ | Analog Voltage |  | 2.5 | 2.8 | 3.1 | V |
| $\mathrm{V}_{\text {AA }} \mathrm{PIX}$ | Pixel Supply Voltage |  | 2.5 | 2.8 | 3.1 | V |
| $\mathrm{V}_{\text {DD_ }} \mathrm{PLL}$ | PLL Supply Voltage |  | 2.5 | 2.8 | 3.1 | V |
| $\mathrm{V}_{\text {DD_ }}$ SLVS | HiSPi Supply Voltage |  | 0.3 | 0.4 | 0.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | $\mathrm{V}_{\text {DL_ }}$ IO 0.7 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage |  | - | - | $\mathrm{V}_{\mathrm{DD}}$ IO ${ }^{\text {* }} 0.3$ | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Leakage Current | No Pull-up Resistor; $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}} \mathrm{IO}$ or $\mathrm{D}_{\mathrm{GND}}$ | 20 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | VDD_IO-0.3 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\text {DD_ }} \mathrm{IO}=2.8 \mathrm{~V}$ | - | - | 0.4 | V |
| IOH | Output HIGH Current | At Specified $\mathrm{V}_{\mathrm{OH}}$ | -22 | - | - | mA |
| l OL | Output LOW Current | At Specified $\mathrm{V}_{\mathrm{OL}}$ | - | - | 22 | mA |

CAUTION: Stresses greater than those listed in Table 13 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Table 13. ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Minimum | Maximum | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SUPPLY }}$ | Power Supply Voltage (All Supplies) | -0.3 | 4.5 | V |
| I $_{\text {SUPPLY }}$ | Total Power Supply Current | - | 200 |  |
| $\mathrm{I}_{\text {GND }}$ | Total Ground Current | - | mA |  |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage | -0.3 | mA |  |
| $\mathrm{~V}_{\text {OUT }}$ | DC Output Voltage | -0.3 | $\mathrm{~V}_{\text {DD_I }} 10+0.3$ | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature (Note 1) | -40 | V |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 14. OPERATING CURRENT CONSUMPTION FOR PARALLEL OUTPUT
$\left(\mathrm{V}_{\mathrm{AA}}=\mathrm{V}_{\mathrm{AA} \_} \mathrm{PIX}=\mathrm{V}_{\mathrm{DD} \_} \mathrm{IO}=\mathrm{V}_{\mathrm{DD} \_} \mathrm{PLL}=2.8 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}\right.$; PLL Enabled and PIXCLK $\left.=74.25 \mathrm{MHz} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{C}_{\mathrm{LOAD}}=10 \mathrm{pF}\right)$

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Digital Operating Current | Parallel, Streaming, Full Resolution 45 fps | - | 45 | 55 | mA |
| IDD_IO | I/O Digital Operating Current | Parallel, Streaming, Full Resolution 45 fps | - | $\begin{gathered} 50 \\ (\text { Note 1) } \end{gathered}$ | - | mA |
| $\mathrm{I}_{\mathrm{AA}}$ | Analog Operating Current | Parallel, Streaming, Full Resolution 45 fps | - | 45 | 50 | mA |
| $\mathrm{I}_{\text {AA } \_ \text {PIX }}$ | Pixel Supply Current | Parallel, Streaming, Full Resolution 45 fps | - | 6 | 10 | mA |
| IDD_PLL | PLL Supply Current | Parallel, Streaming, Full Resolution 45 fps | - | 6 | 8 | mA |

1. I $\mathrm{ID}_{\mathrm{D}}$ IO operating current is specified with image at $1 / 2$ saturation level.

## MT9M021, MT9M031

Table 15. STANDBY CURRENT CONSUMPTION
(Analog - $\mathrm{V}_{\mathrm{AA}}+\mathrm{V}_{\mathrm{AA}} \mathrm{PIX}+\mathrm{V}_{\mathrm{DD}}$ PLLL; Digital $-\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{DD}}$ _IO; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Definition | Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Hard Standby (Clock Off, Driven Low) | Analog, 2.8 V | - | 3 | 10 | $\mu \mathrm{~A}$ |
|  | Digital, 1.8 V | - | 8 | 75 | $\mu \mathrm{~A}$ |
| Hard Standby (Clock On, EXTCLK = 20 MHz) | Analog, 2.8 V | - | 12 | 20 | $\mu \mathrm{~A}$ |
|  | Digital, 1.8 V | - | 0.87 | 1.3 | mA |
| Soft Standby (Clock Off, Driven Low) | Analog, 2.8 V | - | 3 | 10 | $\mu \mathrm{~A}$ |
|  | Digital, 1.8 V | - | 8 | 75 | $\mu \mathrm{~A}$ |
| Soft Standby (Clock On, EXTCLK = 20 MHz) | Analog, 2.8 V | - | 12 | 20 | $\mu \mathrm{~A}$ |
|  | Digital, 1.8 V | - | 0.87 | 1.3 | mA |

## HiSPi Electrical Specifications

The ON Semiconductor MT9M021/MT9M031 sensor supports SLVS mode only, and does not have a DLL for timing adjustments. Refer to the High-Speed Serial Pixel (HiSPi) Interface Physical Layer Specification v2.00.00 for electrical definitions, specifications, and timing
information. The $\mathrm{V}_{\mathrm{DD}}$ SLVS supply in this data sheet corresponds to $\mathrm{V}_{\mathrm{DD}}$ TX in the HiSPi Physical Layer Specification. Similarly, $\mathrm{V}_{\mathrm{DD}}$ is equivalent to $\mathrm{V}_{\mathrm{DD}}$ HiSPi as referenced in the specification. The HiSPi transmitter electrical specifications are listed at 700 MHz .

Table 16. INPUT VOLTAGE AND CURRENT (HiSPi POWER SUPPLY 0.4 V)
(Measurement Conditions: Max Freq. 700 MHz )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDD_SLVS | Supply Current (PWR ${ }_{\text {HiSPi }}$ ) (Driving $100 \Omega$ Load) | - | 10 | 15 | mA |
| $\mathrm{V}_{\text {CMD }}$ | HiSPi Common Mode Voltage (Driving $100 \Omega$ Load) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD} D_{-}} \mathrm{SLVS} \mathrm{x} \\ \hline \end{gathered}$ | V $\mathrm{DD}_{-}$SLVS/2 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}}{ }_{0.55} \mathrm{SLVS} \mathrm{x} \\ \hline \end{gathered}$ | V |
| $\left\|\mathrm{V}_{\text {OD }}\right\|$ | HiSPi Differential Output Voltage (Driving $100 \Omega$ Load) | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \mathrm{SLVS} x \\ 0.36 \end{gathered}$ | $\mathrm{V}_{\mathrm{DD}}$ SLVS/2 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}} \mathrm{SLVS} \mathrm{x} \\ \hline .64 \end{gathered}$ | V |
| $\Delta \mathrm{V}_{\mathrm{CM}}$ | Change in $\mathrm{V}_{\mathrm{CM}}$ between Logic 1 and 0 | - | - | 25 | mV |
| $\left\|\mathrm{V}_{\mathrm{OD}}\right\|$ | Change in $\left\|\mathrm{V}_{\mathrm{OD}}\right\|$ between Logic 1 and 0 | - | - | 25 | mV |
| NM | $V_{\text {OD }}$ Noise Margin | - | - | 30 | \% |
| $\left\|\Delta \mathrm{V}_{\mathrm{CM}}\right\|$ | Difference in $\mathrm{V}_{\mathrm{CM}}$ between any Two Channels | - | - | 50 | mV |
| $\left\|\Delta V_{\text {OD }}\right\|$ | Difference in $\mathrm{V}_{\text {OD }}$ between any Two Channels | - | - | 100 | mV |
| $\Delta \mathrm{V}_{\text {CM_a }}$ | Common-mode AC Voltage ( pk ) without $\mathrm{V}_{\mathrm{CM}}$ Cap Termination | - | - | 50 | mV |
| $\Delta \mathrm{V}_{\text {CM_ }} \mathrm{ac}$ | Common-mode AC Voltage (pk) with $\mathrm{V}_{\mathrm{CM}}$ Cap Termination | - | - | 30 | mV |
| Vod_ac | Max Overshoot Peak \|VOD| | - | - | $1.3 \times 1 \mathrm{~V}_{\text {Od }}$ | V |
| $\mathrm{V}_{\text {diff_pkpk }}$ | Max Overshoot $\mathrm{V}_{\text {diff }}$ pk-pk | - | - | $2.6 \times 1 \mathrm{~V}_{\text {OD }}$ | V |
| $V_{\text {eye }}$ | Eye Height | $1.4 \times \mathrm{V}_{\mathrm{OD}}$ | - | - |  |
| $\mathrm{R}_{0}$ | Single-ended Output Impedance | 35 | 50 | 70 | $\Omega$ |
| $\Delta \mathrm{R}_{0}$ | Output Impedance Mismatch | - | - | 20 | \% |

## MT9M021, MT9M031



Figure 8. Differential Output Voltage for Clock and Data Pairs

Table 17. RISE AND FALL TIMES
(Measurement Conditions: HiSPi Power Supply 0.4 V, Max Freq. 700 MHz )

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $1 / \mathrm{UI}$ | Data Rate | 280 | - | 700 | $\mathrm{Mb} / \mathrm{s}$ |
| TxPRE | Max Setup Time from Transmitter (Note 1) | 0.3 | - | - | UI |
| TxPost | Max Hold Time from Transmitter | 0.3 | - | - | UI |
| RISE | Rise Time (20-80\%) | - | 0.25 UI | - |  |
| FALL | Fall Time (20-80\%) | 150 ps | 0.25 UI | - |  |
| PLL_DUTY | Clock Duty | 45 | 50 | 55 | $\%$ |
| $\mathrm{t}_{\text {pw }}$ | Bitrate Period (Note 1) | 1.43 | - | 3.57 | ns |
| $\mathrm{t}_{\text {eye }}$ | Eye Width (Notes 1, 2) | 0.3 | - | - | UI |
| $\mathrm{t}_{\text {totaljit }}$ | Data Total Jitter (pk pk)@1e-9 (Notes 1, 2) | - | - | 0.2 | UI |
| $\mathrm{t}_{\text {ckjit }}$ | Clock Period Jitter (RMS) (Note 2) | - | - | 50 | ps |
| $\mathrm{t}_{\text {cyjit }}$ | Clock Cycle to Cycle Jitter (RMS) (Note 2) | - | - | 100 | ps |
| $\mathrm{t}_{\text {chskew }}$ | Clock to Data Skew (Notes 1, 2) | -0.1 | - | 0.1 | UI |
| $\mathrm{t}_{\text {PPHYskewl }}$ | PHY-to-PHY Skew (Notes 1, 5) | - | - | 2.1 | UI |
| $\mathrm{t}_{\text {DIFFSKEw }}$ | Mean Differential Skew (Note 6) | -100 | - | 100 | ps |

1. One UI is defined as the normalized mean time between one edge and the following edge of the clock.
2. Taken from 0 V crossing point.
3. Also defined with a maximum loading capacitance of 10 pF on any pin. The loading capacitance may also need to be less for higher bitrates so the rise and fall times do not exceed the maximum 0.3 UI .
4. The absolute mean skew between the Clock lane and any Data Lane in the same PHY between any edges.
5. The absolute mean skew between any Clock in one PHY and any Data lane in any other PHY between any edges.
6. Differential skew is defined as the skew between complementary outputs. It is measured as the absolute time between the two complementary edges at mean $\mathrm{V}_{\mathrm{CM}}$ point.


Figure 9. Eye Diagram for Clock and Data Signals


Figure 10. Skew within the PHY and Output Channels

## MT9M021, MT9M031

## POWER-ON RESET AND STANDBY TIMING

## Power-Up Sequence

The recommended power-up sequence for the MT9M021/MT9M031 is shown in Figure 11. The available power supplies ( $\mathrm{V}_{\mathrm{DD}} \mathrm{IO}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}} \mathrm{SLVS}, \mathrm{V}_{\mathrm{DD}}$ PLL, $\mathrm{V}_{\mathrm{AA}}, \mathrm{V}_{\mathrm{AA}}$ PIX) must have the separation specified below.

1. Turn on $\mathrm{V}_{\mathrm{DD}}$ PLL power supply.
2. After $0-10 \mu \mathrm{~s}$, turn on $\mathrm{V}_{\mathrm{AA}}$ and $\mathrm{V}_{\mathrm{AA}}$ PIX power supply.
3. After $0-10 \mu \mathrm{~s}$, turn on $\mathrm{V}_{\mathrm{DD}}$ IO power supply.
4. After the last power supply is stable, enable EXTCLK.
5. Assert RESET_BAR for at least 1 ms .
6. Wait 150000 EXTCLKs (for internal initialization into software standby).
7. Configure PLL, output, and image settings to desired values.
8. Wait 1 ms for the PLL to lock.
9. Set streaming mode $(\mathrm{R} 0 \times 301 \mathrm{a}[2]=1)$.


Figure 11. Power Up
Table 18. POWER-UP SEQUENCE

| Symbol | Definition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{0}$ | $\mathrm{V}_{\mathrm{DD}}$ PPLL to $\mathrm{V}_{\text {AA }} / \mathrm{V}_{\text {AA }}$ PIX | 0 | 10 | - | $\mu s$ |
| $t_{1}$ | $\mathrm{V}_{\text {AA }} / \mathrm{V}_{\text {AA }}$ PIX to $\mathrm{V}_{\text {DD_ }}$ IO | 0 | 10 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ | $\mathrm{V}_{\mathrm{DD}}$ _IO to $\mathrm{V}_{\mathrm{DD}}$ | 0 | 10 | - | $\mu \mathrm{s}$ |
| $t_{3}$ | $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {DD_ }}$ SLVS | 0 | 10 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{X}}$ | Xtal Settle Time | - | 30 (Note 1) | - | ms |
| $\mathrm{t}_{4}$ | Hard Reset | 1 (Note 2) | - | - | ms |
| $t_{5}$ | Internal Initialization | 150000 | - | - | EXTCLKs |
| $\mathrm{t}_{6}$ | PLL Lock Time | 1 | - | - | ms |

1. Xtal settling time is component-dependent, usually taking about $10-100 \mathrm{~ms}$.
2. Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.
3. It is critical that $V_{D D}$ PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that $V_{D D}$ _PLL is powered after other supplies then the sensor may have functionality issues and will experience high current draw on this supply.

## MT9M021, MT9M031

## Power-Down Sequence

The recommended power-down sequence for the MT9M021/MT9M031 is shown in Figure 12. The available power supplies ( $\mathrm{V}_{\mathrm{DD}} \mathrm{IO}, \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}} \mathrm{SLVS}, \mathrm{V}_{\mathrm{DD}}$ PLL, $\mathrm{V}_{\mathrm{AA}}, \mathrm{V}_{\mathrm{AA}}$ PIX) must have the separation specified below.

1. Disable streaming if output is active by setting standby R0x301a[2] = 0 .
2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
3. Turn off $V_{D D}$ SLVS.
4. Turn off $\mathrm{V}_{\mathrm{DD}}$.
5. Turn off $\mathrm{V}_{\mathrm{DD}}$ IO.
6. Turn off $\mathrm{V}_{\mathrm{AA}} / \mathrm{V}_{\mathrm{AA}}$ PIX.
7. Turn off $\mathrm{V}_{\mathrm{DD}}$ PLL.


Figure 12. Power Down

Table 19. POWER-DOWN SEQUENCE

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{0}$ | $\mathrm{V}_{\mathrm{DD}}$ SLVS to $\mathrm{V}_{\mathrm{DD}}$ | 0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{1}$ | $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DD}}$ IO | 0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{2}$ | $\mathrm{V}_{\mathrm{DD} \text { _ }}$ IO to $\mathrm{V}_{\text {AA }} / \mathrm{V}_{\text {AA_ }} \mathrm{PIX}$ | 0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{3}$ | $\mathrm{V}_{\text {AA }} / \mathrm{V}_{\text {AA }}$ PIX to $\mathrm{V}_{\mathrm{DD} \text { _ }} \mathrm{PLL}$ | 0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{4}$ | PwrDn until Next PwrUp Time | 100 | - | - | ms |

1. $t_{4}$ is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.


Figure 13. Quantum Efficiency - Monochrome Sensor


Figure 14. Quantum Efficiency - Color Sensor


BOTTOM VIEW
GENERIC MARKING DIAGRAM*

RECOMMENDED MOUNTING FOOTPRINT*
*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING


TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

| PIN 1 INDICATOR $\int^{-1}$ PIN A2 |
| :---: |
| Pobooo xxxx |
| 00000000 |
| 00000000 |
| 00000000 |
| 00000000 |
| 00000000 |
| 00000000 |
| 00000000 |

XXXX = Specific Device Code
Y = Year
ZZZ = Lot Traceability
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " $G$ " or microdot " $\mathrm{\square}$ ", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98AON94055F | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | IBGA63 9x9 | PAGE 1 OF 1 |

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.


## NDTES:

1. Dimensioning and talerancing per asme Y14.5M, 1994.
2. CONTROLLING DIMENSIION MILLIMETERS
3. DIMENSION A INCLUDES THE PACKAGE BODY AND Lid but daes nat include heatsinks ar ather ATtACHED FEATURES
4. THE LID DEFINED bY DIMENSIDNS DI AND EI MUST be located within dimensions d and e.
5. maximum ratation of gptical area relative d and e WILL be 0.5: dptical area is defined by the active PIXEL ARRAY. REFER TO THE DEVICE DATA SHEET FIR total array and first pixel definitions.
6. PARALLELISM APPLIES CNLY TD THE DPTICAL AREA
7. dptical center dffset with respect to the package CENTER IS $X=0.00$ MICRINS, $Y=0.00$ MICRONS $\pm 75$ MICRONS

|  | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: |
| DIM | MIN. | MAX. |  |
| A | --- | 1.38 |  |
| A1 | 0.50 |  | REF |
| A2 | 0.650 | 0.800 |  |
| A3 | 0.475 | 0.575 |  |
| b | 0.35 |  | 0.45 |
| D | 10.00 |  | BSC |
| D1 | 6.90 | 7.10 |  |
| D2 | 9.00 |  | BSC |
| E | 10.00 |  | BSC |
| E1 | 6.90 | 7.10 |  |
| E2 | 9.00 |  | BSC |
| e | 0.70 |  | BSC |
| F | 0.38 |  | 0.42 |
| L | 0.75 |  | 0.85 |
| L1 | 1.35 |  | 1.45 |

DETAIL B
C 0.19



BOTTDM VIEW


RECDMMENDED
MIUNTING FIDTPRINT

| DOCUMENT NUMBER: | 98AON94052F | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | ILCC48 10X10 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Email Requests to: orderlit@onsemi.com
ON Semiconductor Website: www.onsemi.com

Europe, Middle East and Africa Technical Support:
Phone: 00421337902910
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Image Sensors \& Color Sensors category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
MT9P031I12STC-DP KAF-1001-AAA-CP-B2 KAF-3200-ABA-CP-B2 KAF-4320-AAA-JP-B1 KAI-0340-AAA-CF-AA-DUAL TCD1304DG(8Z,AW) KAF-16200-ABA-CD-B2 KAF-50100-AAA-JD-BA KAI-11002-ABA-CD-B1 KAI-2020-ABA-CD-BA KAI-2093-ABA-CB-B2 MT9T001C12STC-DR MT9V022IA7ATM-DR1 KAF-8300-AXC-CD-AA KAF-3200-ABA-CD-B2 AR0331SRSC00XUEE0DPBR MT9M021IA3XTC-DRBR NOIP1SN0300A-QDI NOIV1SE2000A-QDC KAI-1003-AAA-CR-B2 KAI-04070-ABA-JD-BA KAF-0402-ABA-CD-B1 KAF-1603-ABA-CD-B2 MT9P031I12STC-DR NOIV1SN1300A-QDC NOIV2SN1300A-QDC NOIL2SC1300A-GDC NOIV1SE1300A-QDC NOIV1SE5000A-QDC NOIV1SN5000A-QDC CMV12000-2E5C1PA CMV2000-3E5C1CA CMV2000-3E5C1PP CMV2000-3E5M1PP CMV300-4E7M1WP CMV4000-3E12M1PP CMV4000-3E5M1PN CMV4000-3E5M1PP CLS15-22C/L213R/TR8 NOIP1SE1300A-QDI NOII4SM6600A-QDC NOIL1SM0300A-QDC NOIP1FN0300A-QDI NOIP1FN5000A-QTI NOIP1FN5000A-QDI NOIP1SE2000A-QDI NOIP1SN5000A-QDI NOIP1SE5000A-QDI NOIP1SE5000A-QTI NOIP1SN0500A-QDI

