# P-Channel Power MOSFET 50 A, 30 V, Logic Level D<sup>2</sup>PAK

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. The energy efficient design also offers a drain—to—source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

#### **Features**

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature
- Short Heatsink Tab Manufactured Not Sheared
- Specially Designed Leadframe for Maximum Power Dissipation
- MVB Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	30	Vdc
Drain–Gate Voltage ( $R_{GS}$ = 1.0 MΩ)	$V_{DGR}$	30	Vdc
Gate-Source Voltage - Continuous - Non-Repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±15 ± 20	Vdc Vpk
$ \begin{array}{ll} \mbox{Drain Current} - \mbox{Continuous} \\ - \mbox{Continuous} @ 100^{\circ}\mbox{C} \\ - \mbox{Single Pulse} (t_{p} \leq 10 \ \mu s) \end{array} $	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	50 31 150	Adc Apk
Total Power Dissipation Derate above 25°C Total Power Dissipation @ T <sub>C</sub> = 25°C, when mounted with min. recommended pad size	P <sub>D</sub>	125 1.0 2.5	W W/°C W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	– 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J=25^{\circ}C$ ( $V_{DD}=25$ Vdc, $V_{GS}=5.0$ Vdc, Peak $I_L=50$ Apk, $L=1.0$ mH, $R_G=25~\Omega$ )	E <sub>AS</sub>	1250	mJ
Thermal Resistance  - Junction-to-Case  - Junction-to-Ambient  - Junction-to-Ambient, when mounted with the minimum recommended pad size	$R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA}$	1.0 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




#### ON Semiconductor®


http://onsemi.com

### 50 AMPERES 30 VOLTS

 $R_{DS(on)} = 25 \text{ m}\Omega$ 


#### P-Channel





D<sup>2</sup>PAK CASE 418B STYLE 2

# MARKING DIAGRAM & PIN ASSIGNMENT



MTB50P03H = Device Code A = Assembly Location

Y = Year
WW = Work Week
G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristi	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS			.,,,,	111111		
			30 -	_ 26	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 30 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)			- -	_ _	1.0 10	μAdc
Gate-Body Leakage Current (V <sub>GS</sub> = ±15 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	-	-	100	nAdc
ON CHARACTERISTICS (Note 1)						
			1.0 -	1.5 4.0	2.0	Vdc mV/°C
Static Drain–Source On–Resistance ( $C_{pk} \ge 3.0$ ) (Note 3) ( $V_{GS} = 5.0 \text{ Vdc}, I_D = 25 \text{ Adc}$ )			_	20.9	25	mΩ
Drain–Source On–Voltage ( $V_{GS}$ = 5.0 Vdc) ( $I_D$ = 50 Adc) ( $I_D$ = 25 Adc, $T_J$ =125°C)			_ _	0.83	1.5 1.3	Vdc
Forward Transconductance (V <sub>DS</sub> = 5.0 Vdc, I <sub>D</sub> = 25 Adc)			15	20	-	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	3500	4900	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C <sub>oss</sub>	-	1550	2170	
Transfer Capacitance		C <sub>rss</sub>	-	550	770	
SWITCHING CHARACTERISTICS (N	lote 2)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	22	30	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 50 \text{ Adc},$	t <sub>r</sub>	-	340	466	
Turn-Off Delay Time	$V_{GS} = 5.0 \text{ Vdc}, R_{G} = 2.3 \Omega$	t <sub>d(off)</sub>	_	90	117	
Fall Time		t <sub>f</sub>	-	218	300	
Gate Charge (See Figure 8)		Q <sub>T</sub>	-	74	100	nC
	$(V_{DS} = 24 \text{ Vdc}, I_{D} = 50 \text{ Adc},$	Q <sub>1</sub>	-	13.6	_	
	$V_{GS} = 5.0 \text{ Vdc}$	Q <sub>2</sub>	_	44.8	_	
		$Q_3$	-	35	_	1
SOURCE-DRAIN DIODE CHARACT	ERISTICS					
Forward On-Voltage	$(I_S = 50 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 50 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	_ _	2.39 1.84	3.0	Vdc
Reverse Recovery Time (See Figure 15)		t <sub>rr</sub>	-	106	-	ns
	(I <sub>S</sub> = 50 Adc, V <sub>GS</sub> = 0 Vdc,	t <sub>a</sub>	-	58	-	
	dl <sub>S</sub> /dt = 100 A/μs)	t <sub>b</sub>	-	48		
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.246	-	μС
INTERNAL PACKAGE INDUCTANC	Ε					
Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)			-	3.5	-	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)			_	7.5	_	nH

1. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%. 2. Switching characteristics are independent of operating junction temperature. 3. Reflects typical values.  $C_{pk} = \left | \frac{\text{Max limit} - \text{Typ}}{3 \times \text{SIGMA}} \right |$ 

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$  Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 x R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$  $R_G$  = the gate drive resistance

and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.


During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} In \left[ V_{GG} / (V_{GG} - V_{GSP}) \right]$$
  
$$t_{d(off)} = R_G C_{iss} In \left( V_{GG} / V_{GSP} \right)$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{\rm rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 12. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{\rm rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by

high di/dts. The diode's negative di/dt during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive di/dt during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t<sub>rr</sub>), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current




Figure 11. Reverse Recovery Time (t<sub>rr</sub>)

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_{D}$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 13). Maximum energy at currents below rated continuous  $I_{D}$  can safely be assumed to equal the values indicated.




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 14. Thermal Response




Figure 15. Diode Reverse Recovery Waveform




Figure 16. D<sup>2</sup>PAK Power Derating Curve

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MTB50P03HDLG	D <sup>2</sup> PAK (Pb-Free)	50 Units / Rail
MTB50P03HDLT4G	D <sup>2</sup> PAK (Pb-Free)	800 / Tape & Reel
MVB50P03HDLT4G*	D <sup>2</sup> PAK (Pb-Free)	800 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>MVB Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

### **MECHANICAL CASE OUTLINE**






D<sup>2</sup>PAK 3 CASE 418B-04 **ISSUE L** 

**DATE 17 FEB 2015** 

#### SCALE 1:1



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: INCH.
- 3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.340	0.380	8.64	9.65	
В	0.380	0.405	9.65	10.29	
C	0.160	0.190	4.06	4.83	
D	0.020	0.035	0.51	0.89	
Е	0.045	0.055	1.14	1.40	
F	0.310	0.350	7.87	8.89	
G	0.100	BSC	SC 2.54 BSC		
Н	0.080	0.110	2.03	2.79	
7	0.018	0.025	0.46	0.64	
K	0.090	0.110	2.29	2.79	
L	0.052	0.072	1.32	1.83	
M	0.280	0.320	7.11	8.13	
N	0.197 REF		5.00	REF	
Р	0.079 REF		2.00	REF	
R	0.039	0.039 REF 0.99 REF		REF	
S	0.575	0.625	14.60	15.88	
٧	0.045	0.055	1.14	1.40	



STYLE 1: PIN 1. BASE 2. COLLECTOR
3. EMITTER
4. COLLECTOR STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE 4. CATHODE

STYLE 4:

PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 5: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. ANODE

STYLE 6: PIN 1. NO CONNECT
2. CATHODE
3. ANODE
4. CATHODE


#### **MARKING INFORMATION AND FOOTPRINT ON PAGE 2**

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	D <sup>2</sup> PAK 3		PAGE 1 OF 2	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DATE 17 FEB 2015** 

# GENERIC MARKING DIAGRAM\*



xx = Specific Device Code A = Assembly Location

 WL
 = Wafer Lot


 Y
 = Year

 WW
 = Work Week

 G
 = Pb-Free Package

 AKA
 = Polarity Indicator

#### **SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42761B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	D <sup>2</sup> PAK 3		PAGE 2 OF 2	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ■", may or may not be present.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 FCA20N60\_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D TPCC8103,L1Q(CM MIC4420CM-TR VN1206L SBVS138LT1G 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C BUK954R8-60E NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE222 NTE2384 NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956 NTE2911 DMN2080UCB4-7 TK10A80W,S4X(S SSM6P69NU,LF DMP22D4UFO-7B